VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 91/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Offset 53-50 - GP Timer Control (0000 0000h) .............. RW
31-30 Conserve Mode Timer Count Value
00 1/16 second ............................................default
01 1/8 second
10 1 second
11 1 minute
29
Conserve Mode Status
This bit reads 1 when in Conserve Mode
28
Conserve Mode Enable
0
Disable ...................................................default
1
Enable
27-26 Secondary Event Timer Count Value
00 2 milliseconds.........................................default
01 64 milliseconds
10 ½ second
11 by EOI + 0.25 milliseconds
25
Secondary Event Occurred Status
This bit reads 1 to indicate that a secondary event has
occurred (to resume the system from suspend) and the
secondary event timer is counting down.
24
Secondary Event Timer Enable
0
Disable ...................................................default
1
Enable
23-16 GP1 Timer Count Value (base defined by bits 5-4)
Write to load count value; Read to get current count
15-8 GP0 Timer Count Value (base defined by bits 1-0)
Write to load count value; Read to get current count
7
GP1 Timer Start
On setting this bit to 1, the GP1 timer loads the value
defined by bits 23-16 of this register and starts
counting down. The GP1 timer is reloaded at the
occurrence of certain peripheral events enabled in the
GP
Timer
Reload
Enable
Management I/O Space Offset 38h). If no such event
occurs and the GP1 timer counts down to zero, then
the GP1 Timer Timeout Status bit is set to one (bit-3
of the Global Status register at Power Management
Register I/O Space Offset 28h). Additionally, if the
GP1 Timer Timeout Enable bit is set (bit-3 of the
Global Enable register at Power Management
Register I/O Space Offset 2Ah), then an SMI is
generated.
6
GP1 Timer Automatic Reload
0
GP1 Timer stops at 0 .............................default
1
Reload GP1 timer automatically after counting
down to 0
5-4
GP1 Timer Base
00 Disable ...................................................default
01 1/16 second
10 1 second
11 1 minute
Revision 1.71 June 9, 2000
3
GP0 Timer Start
On setting this bit to 1, the GP0 timer loads the value
defined by bits 15-8 of this register and starts
counting down. The GP0 timer is reloaded at the
occurrence of certain peripheral events enabled in the
GP
Management I/O Space Offset 38h). If no such event
occurs and the GP0 timer counts down to zero, then
the GP0 Timer Timeout Status bit is set to one (bit-2
of the Global Status register at Power Management
Register I/O Space Offset 28h). Additionally, if the
GP0 Timer Timeout Enable bit is set (bit-2 of the
Global Enable register at Power Management
Register I/O Space Offset 2Ah), then an SMI is
generated.
2
GP0 Timer Automatic Reload
0
1
1-0
GP0 Timer Base
00 Disable................................................... default
01 1/16 second
10 1 second
11 1 minute
Register
(Power
-85-
Function 4 Regs - Power Management, SMBus and HWM
VT82C686B
Timer
Reload
Enable
Register
GP0 Timer stops at 0 ............................ default
Reload GP0 timer automatically after counting
down to 0
(Power