OV6620 ETC-unknow, OV6620 Datasheet

Page 1

... Internal/external synchronization General Description The OV6620 (color) and OV6120 (black and white) CMOS Im- age sensors are single-chip video/imaging camera devices designed to provide a high level of functionality in a single, small-footprint package. Both devices incorporate a 352 x 288 image array capable of operating frames per second image capture ...

Page 2

... Chip Reset, active high Automatic Gain Control (AGC) selection “0” - Disable AGC “1” - Enable AGC NOTE: This function is disabled when OV6620/OV6120 sensor is config- ured in SCCB mode. Frame Exposure Control “0” - Disable Frame Exposure Control “1” - Enable Frame Exposure Control (2 ...

Page 3

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Table 1. Pin Description Pin No. Name Pin Type 23 *UV3 I/O 24 *UV2/QCIF I/O 25 *UV1/CC656 I/O 26 *UV0/GAMMA I/O 27 XCLK1 I 28 XCLK2 O 29 DVDD DGND DOGND DOVDD PCLK/PWDB I/O 34 Y7/CS0 I/O 35 Y6/CS2 I/O 36 Y5/SHARP I/O 37 Y4/CS1 I/O 38 Y3/RGB I/O 39 Y2/G2X I I/O 41 Y0/CBAR I/O 42 CHSYNC/BW I/O 43 DEGND V in ...

Page 4

... Figure 1. OV6620/OV6120 CMOS Image Sensor Block Diagram 4 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS The OV6620/OV6120 sensor is a 1/4-inch CMOS imag- ing device. The sensor contains approximately 101,376 pixels. Its design is based on a field integration read-out system with line-by-line transfer and an electronic shut- ter with a synchronous pixel read out scheme ...

Page 5

... Note that modifying window size and/or position does not change frame or data rate. The OV6620/OV6120 imager alters the assertion of the HREF signal to be consistent with the programmed horizontal and vertical region. The de- fault output window is 352 x 288 ...

Page 6

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 VSYNC t8 t8 HREF PCLK t1 Y[7:0] / UV[7:0] VSYNC T vs Y[7:0]/ UV[7:0] Notes: 1. Zoom Video Port format output signal includes: VSYNC: Vertical sync pulse. HREF: Horizontal valid data output window. PCLK: Pixel clock used to clock valid data and CHSYNC into Zoom V Port. Default frequency is 8.86MHz when use 17 ...

Page 7

... The OV6620/OV6120 image sensor can also be pro- grammed to provide video output in RGB Raw Data 16- bit/8-bit/4-bit format. The output sequence is matched to the OV6620 Color Filter Pattern (See Section Figure 4. Pixel Data Bus (RGB Output), below): – Y channel output sequence – ...

Page 8

... MSB/LSB swap Notes: (“Y” indicates mode/combination is supported by OV6620/OV6120.) 1. When in RGB CCIR656 format, output is 8 bits. SAV and EAV are inserted at the beginning and ending of HREF, which synchronize the acquisition of Vsync and Hsync. In this format, an 8-bit data bus configuration (without VSYNC and CHSYNC) may be used. ...

Page 9

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Table 3. 4:2:2 16-bit Format Data Bus UV7 UV6 UV5 UV4 UV3 UV2 UV1 UV0 Y FRAME UV FRAME Table 4. 4:2:2 8-bit Format Data Bus FRAME UV FRAME 13 May 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS ...

Page 10

... T , Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 PCLK HREF Y[7:0] UV[7:0] PCLK HREF Y[7: Note pixel clock period. When the OV6620 system clock is 17.73 MHz, T clk output for 8-bit output. T clk maximum is 15 ns. 10 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS T clk repeat for all data bytes ...

Page 11

... T , Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 PCLK HREF Y[7:0] UV[7:0] PCLK HREF Y[7:0] Note pixel clock period. When the OV6620 system clock is 17.73MHz, T clk output 56ns for 8-bit output. T clk maximum is 15 ns. 13 May 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS T clk ...

Page 12

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 MSB/LSB swap means: Default Y/UV channel output port relationship is: Table 5. Default Output Sequence MSB Output Port Y7 Y6 Internal Output data the device is programmed for data swap, the sequence is changed to: Table 6. Swapped MSB/LSB Output Sequence MSB ...

Page 13

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Table 9. RGB Raw Data Format R 289 290 291 292 Notes port output data sequence ... ... ; UV port output data sequence ... ... ; ...

Page 14

... A more flexible and comprehensive method for configur- ing the OV6620/OV6120 ICs is to use its on-chip SCCB register programming capability. The SCCB interface provides access to all of the device’s programmable in- ternal registers. See Section 3.1 SCCB Bus for further details about using the SCCB interface on the OV6620/ OV6120 camera device ...

Page 15

... T > (2) T < clk hs 2. Hsync period is 472 * CLK 3. Vsync period is 625 * 472 * CLK 4. OV6620 will be stable after 1 frame. (2nd Vsync). Figure 5. Slave Mode External Sync Timing 13 May 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS T clk T hs clk 1 frame = 625 * 472 * T clk < ...

Page 16

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 T FREX T HSYNC ARRAY PRECHARGE Array Precharge period T DATA Invalid Data OUTPUT VSYNC HREF Note 292 internal pixel period. For default 17.73 MHz clk clk increase accordingly array exposure time which is decided by external master device. ...

Page 17

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 13 May 2000 Advanced Information SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS Version 1.4 Preliminary 17 ...

Page 18

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 2. Electrical Characteristics Table 10. DC Characteristics Symbol Descriptions Supply V Supply voltage- internal analog DD1 (DEVDD,ADVDD,AVDD,SVDD,AOVDD,DVDD) V Supply voltage - internal digital &output digital DD2 (DOVDD) I Supply Current (@ 50Hz frame rate & 5 volt digi- DD1 tal I/O,25pf + 1TTL load on 16 bit data bus) ...

Page 19

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Table 11. AC Characteristics Symbol Descriptions RGB/YCrCb output Iso maximum sourcing current DC level at zero signal Vy Y peak-peak 100% amplitude (without sync) sync amplitude ADC parameters B analog bandwidth diff DLE DC differential linearity error ILE DC integral linearity error Table 12 ...

Page 20

... In Interlaced Mode, there are Even/Odd field different (t8). When In Progressive Scan Mode, only frame timing same as Even field(t8). 2. After VSYNC falling edge, OV6620 will output black reference level, the line number is T tween the 1st HREF rising edge after VSYNC falling edge and 1st valid data CHSYNC rising edge. Then valid data, then black reference, line number is T CHSYNC rising edge after VSYNC rising edge ...

Page 21

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 0.040 ±0.003 0.0075 18 4 CORNERS 0.006 MAX. Top View 13 May 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS 0.440 ±0.005 42 0.020 ±0.003 TYP 0.0075 48 PLCS +0 ...

Page 22

... No part of this publication may be copied or reproduced, in any form, without the prior written consent of OmniVision Technologies, Inc. 22 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS 1 DIE Sensor Array Figure 7. OV6620/OV6120 Package Outline Description Version 1.4 Advanced Information Preliminary Array Center (10.9 mil, 13.2 mil) (276.9 µm, 335.3 µm) ...

Page 23

... The OV6620/OV6120 sensors support both single chip and multiple chip configurations. By asserting MULT (pin 47) high, the sensor can be programmed for slave ID addresses. Asserting MULT low configures the OV6620/ OV6120 imagers for single ID slave address with address C0 for writes and address C1 for reads. MULT is internally defaulted to a low condition ...

Page 24

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 3.2 Register Set The table below provides a list and description of avail- able SCCB registers contained in the OV6620/OV6120 image sensor. Subad- Default dress Register (hex) (hex) 00 Gain[6: Blue[7: Red[7:0] 80 Subad- Default dress Register (hex) (hex) ...

Page 25

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Subad- Default dress Register (hex) (hex) 0D AWB - Red 20 Subad- Default dress Register (hex) (hex) 0E COMR 0D Subad- Default dress Register (hex) (hex) 0F COMS 05 Subad- Default dress Register (hex) (hex) 10 AEC 9A 11 CLKRC 00 12 COMA 24 13 May 2000 ...

Page 26

... Common Control D COMD[7] - reserved bit. COMD[6] - PCLK polarity selection. “0” OV6620 output data at PCLK falling edge and data bus will be stable at PCLK rising edge; “1” rising edge output data and stable at PCLK falling edge. When OV6620 work as CCIR656 format, COMB4=1, this bit is disable and should RW use PCLK rising edge latch data bus ...

Page 27

... REFC[3:0]: Reference Voltage range selection. 2.5V - 3.5V and step is 0.0625V. Automatic Exposure Control: Bright Pixel Ratio Adjustment AEW[7:0] - Used as calculate bright pixel ratio. OV6620 AEC algorithm is count whole field/ frame bright pixel (its luminance level is higher than a fixed level) and black pixel (its luminance level is lower than a fixed level) number ...

Page 28

... Progressive Scan mode. COMH[6]: - “1” enable Black/White mode. When OV6620 working as BW camera, its vertical resolution will be higher than color mode. At this mode, can’t set OV6620 working at 8 bit output mode. OV6620 output data YUV/RGB from Y port. UV port will be tri-state. COMB[5] and COMB[4] will be set to “ ...

Page 29

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Subad- Default dress Register (hex) (hex) 29 COMI 00 2A FRARH 84 2B FRARL 5E 2C Rsvd2C 88 2D COMJ 03 2E VCOFF 80 2F-32 Rsvd2F-Rsvd32 xx 33 CPP 00 34 BIAS A2 35 Rsvd35 80 36 Rsvd36 48 37 Rsvd37 41 13 May 2000 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS ...

Page 30

... Inc. MNI ISION ECHNOLOGIES OV6620/OV6120 Subad- Default dress Register (hex) (hex) 38 COMK 81 39 COML 00 3A HSST 0F 3B HSEND 3C 3C COMM 21 3D COMN 08 3E COMO 80 3F COMP 02 40 Rsvd40 - Rsvd4C XX 30 SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS Read/ Descriptions Write Common Control K COMK[7] - HREF edge latched by PCLK falling edge (When COMD[6] = 0). “ ...

Page 31

... MNI ISION ECHNOLOGIES OV6620/OV6120 Subad- Default dress Register (hex) (hex) 4D YMXA 02 4E ARL A0 4F YMXB 00 50 Rsvd50 - Rsvd53 XX 13 May 2000 , Inc. SINGLE IC CMOS COLOR AND B/W DIGITAL CAMERAS Read/ Descriptions Write YUV Matrix Control (Main) YMXA[7:5] - reserved YMXA[4:3] - YUV/YCrCB selection: [00 [01 ...