RJ80530KZ933512

Manufacturer Part NumberRJ80530KZ933512
DescriptionLow Voltage Pentium III Processor with 512 kB L2 Cache
ManufacturerIntel Corporation
RJ80530KZ933512 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
Page 40/74:

System Signal Simulations

Download datasheet (664Kb)Embed
PrevNext
®
®
LV Intel
Pentium
III Processor 512K
4.0

System Signal Simulations

Systems must be simulated using the LV Intel Pentium
determine if they are compliant with this specification. All references to BCLK signal quality also
apply to BCLK# for differential clocking.
4.1
System Bus Clock (BCLK) and PICCLK DC
Specifications and AC Signal Quality Specifications
Table 20. BCLK (Differential) DC Specifications and AC Signal Quality Specifications
Symbol
V1
V
IL,BCLK
V2
V
IH,BCLK
V3
V
IN
V4
BCLK Rising Edge Ringback
V5
BCLK Falling Edge Ringback
NOTES:
1. The clock must rise/fall monotonically between VIL,BCLK and VIH,BCLK.
2. These specifications apply only when BCLK, BCLK# are running.
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) voltage
the differential waveform can go to after passing the VIH_DIFF (rising) or VIL_DIFF (falling) levels.
4. For undershoot and overshoot
Table 21. BCLK (Single-Ended) DC Specifications and AC Signal Quality Specifications
Symbol
V1
V
IL,BCLK
V2
V
IH,BCLK
V3
V
Absolute Voltage Range
IN
V4
BCLK Rising Edge Ringback
V5
BCLK Falling Edge Ringback
NOTES:
1. The clock must rise/fall monotonically between V
state.
2. These specifications apply only when BCLK is running. BCLK may not be above V
V
for more than 50% of the clock cycle.
IL,
BCLK,min
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can go to after passing the V
4. For overshoot and undershoot.
5. Absolute value
40
Parameter
Min
-0.2
0.92
Absolute Voltage Range
-0.2
0.35
Parameter
Min
Max
Unit
0.3
2.2
-0.5
3.1
2.0
0.5
and V
IL,BCLK
IH,BCLK
III
processor 512K IBIS Models to
Max
Unit
Figure
Notes
0.35
V
11
1.45
V
11
1.45
V
11
V
12
-0.35
V
12
Figure
Notes
V
19
1
V
19
1
V
19
2,
4
V
19
3,
5
V
19
3,
5
. BCLK must be stopped in the low
IH,BCLK
or below
IH,BCLK,max
(rising) or V
(falling) voltage limits.
IL,BCLK
Datasheet
1
1
2,
4
3
3