AT89S52 Atmel Corporation, AT89S52 Datasheet - Page 22

• Manufacturer Part Number: AT89S52
• Manufacturer: Atmel Corporation

Specifications of AT89S52

• Flash (kbytes): 8 Kbytes
• Max. Operating Frequency: 24 MHz
• Cpu: 8051-12C
• Max I/o Pins: 32
• Uart: 1
• Sram (kbytes): 0.25
• Operating Voltage (vcc): 4.0 to 5.5
• Timers: 3
• Isp: SPI
• Watchdog: Yes

19. Programming the Flash – Serial Mode
20. Serial Programming Algorithm
21. Serial Programming Instruction Set
22
AT89S52
The Code memory array can be programmed using the serial ISP interface while RST is pulled
to V
set high, the Programming Enable instruction needs to be executed first before other operations
can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is
required.
The Chip Erase operation turns the content of every memory location in the Code array into
FFH.
Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected
across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than
1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is
2 MHz.
To program and verify the AT89S52 in the serial programming mode, the following sequence is
recommended:
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to
XTAL1 pin and wait for at least 10 milliseconds.
Power-off sequence (if needed):
Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during
a write cycle an attempted read of the last byte written will result in the complement of the MSB
of the serial output byte on MISO.
The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in
1. Power-up sequence:
2. Enable serial programming by sending the Programming Enable serial instruction to pin
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The
4. Any memory location can be verified by using the Read instruction which returns the
5. At the end of a programming session, RST can be set low to commence normal device
1. Set XTAL1 to “L” (if a crystal is not used).
2. Set RST to “L”.
3. Turn V
CC
a. Apply power between VCC and GND pins.
b. Set RST pin to “H”.
MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less
than the CPU clock at XTAL1 divided by 16.
write cycle is self-timed and typically takes less than 0.5 ms at 5V.
content at the selected address at serial output MISO/P1.6.
operation.
. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is
CC
power off.
1919D–MICRO–6/08
Table
24-1.