SAM7S128 Atmel Corporation, SAM7S128 Datasheet - Page 194

no-image

SAM7S128

Manufacturer Part Number
SAM7S128
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM7S128

Flash (kbytes)
128 Kbytes
Pin Count
64
Max. Operating Frequency
55 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Twi (i2c)
1
Uart
3
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
AC and DC Parameters
7.18
7-22
Memory clock timing
Figure 7-17 shows the ARM7TDMI processor memory clock timing. The timing
parameters used in Figure 7-17 are listed in Table 7-17.
In Figure 7-17, the core is not clocked by the HIGH phase of MCLK when nWAIT is
LOW. During the cycles shown, nMREQ and SEQ change once, during the first LOW
phase of MCLK, and A[31:0] change once, during the second HIGH phase of MCLK.
Phase 2 is shown for reference. This is the internal clock from which the core times all
its activity. This signal is included to show how the HIGH phase of the external MCLK
has been removed from the internal core clock.
Note
nMREQ
A[31:0]
nWAIT
Copyright © 1994-2001. All rights reserved.
MCLK
ECLK
SEQ
Symbol
T
T
T
T
T
T
addr
mckh
mckl
msd
wh
ws
T
msd
T
mckl
T
ws
Parameter
MCLKr to address valid
MCLK HIGH time
MCLK LOW time
MCLKf to nMREQ and SEQ valid
nWAIT hold from MCLKf
nWAIT setup to MCLKr
T
mckh
Table 7-17 MCLK timing parameters
T
wh
Figure 7-17 MCLK timing
T
Maximum
Minimum
Minimum
Parameter type
Maximum
Minimum
Minimum
addr
ARM DDI 0029G

Related parts for SAM7S128