STM8L101K3 STMicroelectronics, STM8L101K3 Datasheet - Page 57

no-image

STM8L101K3

Manufacturer Part Number
STM8L101K3
Description
Ultra Low Power MCUs, STM8L
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8L101K3

Low Power Consumption (halt
0.3 μA, Active-halt
Temp. Range
-40 to 85 °C and 125 °C
Three Low Power Modes
Wait, Active-halt, Halt

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8L101K3
Manufacturer:
ST
0
Part Number:
STM8L101K3T3
Manufacturer:
STMicroelectronics
Quantity:
1 000
Part Number:
STM8L101K3T3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L101K3T3
Manufacturer:
ST
0
Part Number:
STM8L101K3T3TR
Manufacturer:
ST
0
Part Number:
STM8L101K3T6
Manufacturer:
EXAR
Quantity:
4 430
Part Number:
STM8L101K3T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L101K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8L101K3U6
Manufacturer:
SIPEX
Quantity:
3 872
STM8L101xx
9.3.7
Table 31.
1. Parameters are given by selecting 10-MHz I/O output frequency.
2. Values based on design simulation and/or characterization results, and not tested in production.
3. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.
4. Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.
t
t
t
t
dis(SO)
t
w(SCKH)
t
w(SCKL)
su(NSS)
t
a(SO)
Symbol
1/t
t
t
t
t
t
h(NSS)
t
su(MI)
t
v(SO)
v(MO)
h(MO)
su(SI)
h(MI)
h(SO)
t
t
h(SI)
r(SCK)
f(SCK)
f
c(SCK)
SCK
(2)(3)
(2)
(2)(4)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
Communication interfaces
Serial peripheral interface (SPI)
Unless otherwise specified, the parameters given in
performed under ambient temperature, f
conditions summarized in
the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
SPI characteristics
SPI clock frequency
SPI clock rise and fall time Capacitive load: C = 30 pF
NSS setup time
NSS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output valid time
Data output hold time
Parameter
Section
Master mode
Slave mode
Slave mode
Slave mode
Master mode,
f
Master mode
Slave mode
Master mode
Slave mode
Slave mode
Slave mode
Slave mode (after enable edge)
Master mode
(after enable edge)
Slave mode (after enable edge)
Master mode
(after enable edge)
MASTER
Doc ID 15275 Rev 11
9.3.1. Refer to I/O port characteristics for more details on
= 8 MHz, f
Conditions
MASTER
SCK
(1)
= 4 MHz
frequency and V
Table 31
4 x T
are derived from tests
Min
105
MASTER
80
30
15
30
15
0
3
0
1
0
-
-
-
-
DD
supply voltage
Electrical parameters
3x T
Max
145
MASTER
30
60
20
8
8
-
-
-
-
-
-
-
-
-
MHz
Unit
57/81
ns

Related parts for STM8L101K3