DS4520 Maxim, DS4520 Datasheet
DS4520
Available stocks
Related parts for DS4520
DS4520 Summary of contents
Page 1
... Rev 0; 6/04 General Description The DS4520 is a 9-bit nonvolatile (NV) I/O expander with 64 bytes of NV user memory controlled compatible serial interface. The DS4520 offers users a digitally programmable alternative to hardware jumpers and mechanical switches that are being used to control digital logic nodes. Furthermore, the digital state of each pin can be read through the serial interface ...
Page 2
... CC Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability ...
Page 3
... Note specified with SDA = SCL = V STBY Note 3: The DS4520 does not obstruct the SDA and SCL lines not violate their minimum and maximum input voltage levels. Note 4: Guaranteed by design. Note 5: Timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I Note 6: C — ...
Page 4
I C Nonvolatile I/O Expander Plus Memory (V = +5.0V +25°C, unless otherwise noted SUPPLY CURRENT vs. SUPPLY VOLTAGE 2.0 I/O0–I/O7 CONTROL BITS = 0 I/O0–I/O7 PULLUPS DISABLED V = SDA = SCL CC ...
Page 5
... USER MEMORY [00h TO 3Fh] 9-Bit I I/O Expander Plus Memory FUNCTION 2 C slave address of the device slave address of the device slave address of the device. DS4520 I/O CONTROL REGISTERS PULLUP ENABLE (F0h-F1h) I/O CONTROL (F2h-F3h) I/O STATUS (F8h-F9h) _____________________________________________________________________ 2 C Nonvolatile Pin Description Block Diagram ...
Page 6
... I/O pins can be adjusted before the EEPROM is worn out. Memory Map and Memory Types The DS4520 memory map is shown in Table 1. Three different types of memory are present in the DS4520: EEPROM, SRAM shadowed EEPROM, and SRAM. Memory locations specified as EEPROM are NV. ...
Page 7
... A2 SLAVE ADDRESS* *THE SLAVE ADDRESS IS DETERMINED BY ADDRESS PINS A0, A1, AND A2. Figure 1. DS4520 Slave Address Byte 9-Bit I I/O Expander Plus Memory FUNCTION Undefined address space for future expansion. Reads and writes to this space have no effect on the device. — Pullup enable for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Set the corresponding bit to enable the pullup ...
Page 8
... R/W bit in the least significant bit. The DS4520’s slave address is determined by the state of the A0, A1, and A2 address pins as shown in Figure 1. Address pins connected to GND result in a ‘0’ in the corresponding bit position in the slave address. ...
Page 9
... The DS4520 is capable of writing bytes (one page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent ...
Page 10
... GND pins of the IC to minimize lead inductance. Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. ...