MAX6946 Maxim, MAX6946 Datasheet - Page 16

no-image

MAX6946

Manufacturer Part Number
MAX6946
Description
The MAX6946/MAX6947 I²C-/SMBus™-compatible, serial-interfaced peripherals provide microprocessors with 10 I/O ports rated to 7V
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX6946ATE+T
Manufacturer:
MAXIM
Quantity:
4 551
Part Number:
MAX6946CAWE+T
Manufacturer:
MAXIM
Quantity:
9
and requires sending at least the MAX6946/MAX6947s’
I
the minimum timeout period is 127/45000 equal to
2.822ms. When using an external oscillator for the PWM
clock, the timeout period is 127/OSC. The shortest time
period allowed is 1.27ms; this number corresponds to
the maximum OSC frequency of 100kHz. When using
the internal oscillator, the minimum I
that guarantees a successful start bit and eight data
bits (9 bits total) within the minimum timeout period is
9/5.66ms equal to 1590Hz. Canceling the Reset Run
trigger clears the Reset Run bit (D1) in the configura-
tion register, disabling Reset Run. The run bit (D0) in
the configuration register remains cleared, so the driver
remains in shutdown.
The MAX6946 can use an external clock of up to
100kHz instead of the internal 32kHz oscillator.
Connect the external clock to the OSC input and set the
OSC bit in the configuration register to enable the
MAX6946 to use the external clock (Table 2).
10-Port, Constant-Current LED Driver and
I/O Expander with PWM Intensity Control
Figure 8. 2-Wire Serial Interface Timing Details
16
2
C slave address. When using the internal oscillator,
______________________________________________________________________________________
SDA
SCL
t
HD,STA
START CONDITION
t
LOW
t
R
t
SU,DAT
t
HIGH
t
F
2
C clock speed
t
HD,DAT
OSC Input
t
REPEATED START CONDITION
SU,STA
The MAX6946/MAX6947 operate as a slave that sends
and receives data through an I
interface. The interface uses a serial-data line (SDA)
and a serial-clock line (SCL) to achieve bidirectional
communication between master(s) and slave(s). A
master (typically a microcontroller) initiates all data
transfers to and from the MAX6946/MAX6947 and gen-
erates the SCL clock that synchronizes the data trans-
fer (Figure 8).
The MAX6946/MAX6947 SDA line operates as both an
input and an open-drain output. A pullup resistor, typi-
cally 4.7kΩ, is required on SDA. The MAX6946/
MAX6947 SCL line operates as an input. A pullup resis-
tor, typically 4.7kΩ, is required on SCL if there are mul-
tiple masters on the 2-wire interface, or if the master in
a single-master system has an open-drain SCL output.
Each transmission consists of a START condition
(Figure 9) sent by a master, followed by the MAX6946/
MAX6947 7-bit slave address plus the R/W bit, a regis-
ter address byte, one or more data bytes, and finally a
STOP condition (Figure 9).
t
HD,STA
t
SU,STO
Serial Interface
CONDITION
Serial Addressing
2
C-compatible, 2-wire
STOP
t
BUF
CONDITION
START

Related parts for MAX6946