MAX7357 Maxim, MAX7357 Datasheet
MAX7357
Available stocks
Related parts for MAX7357
MAX7357 Summary of contents
Page 1
... RST/INT. The master can read the bus lock-up register to find out which extended bus is locked up. The mas- ter can also enable the MAX7357 or the MAX7358 to send a “flush-out” sequence on the faulty channel. There is an optional preconnection check that ...
Page 2
... Operating Temperature Range ......................... -40°C to +85°C Junction Temperature .................................................... +150°C Storage Temperature Range ........................... -65°C to +150°C Lead Temperature (soldering, 10s) ................................+300°C CONDITIONS V DD Basic mode V = 3.6V load SCL Enhanced mode 400kHz (MAX7357/MAX7358 only load GND, V STB rising POR DD HYST ...
Page 3
... SWin DD SWout 2. Basic mode GND Enhanced mode (MAX7357/MAX7358 GND 0.4V (MAX7357/MAX7358 GND RST/INT CONDITIONS V DD Basic mode load Enhanced mode DD SCL 400kHz (MAX7357/MAX7358 only) ...
Page 4
... SWin DD SWout 4. MAX7356 GND Enhanced mode (MAX7357/MAX7358 GND 0.4V (MAX7357/MAX7358 GND RST/INT CONDITIONS t (Note SCL t BUF t LOW t HIGH (Note ...
Page 5
I C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification TIMING CHARACTERISTICS (STANDARD-MODE) (Figures (continued 2.3V to 5.5V -40°C to +85°C, unless otherwise noted.) (Notes PARAMETER ...
Page 6
I C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification TIMING CHARACTERISTICS (FAST-MODE) (Figures (continued 2.3V to 5.5V -40°C to +85°C, unless otherwise noted.) (Notes Note ...
Page 7
I C Bus Switches/Multiplexers with Bus Lock-Up Detection, Isolation, and Notification START CONDITION PROTOCOL ( SU;STA LOW SCL t BUF SDA t HD;STA 2 Figure Bus Timing Diagram DEVICE + V SWin - ...
Page 8
... A1 Device Address Bit 1 Active-Low Reset Input and Interrupt Output. RST resets the MAX7356 by a host. RST/INT on RST the MAX7357 or MAX7358 is bidirectional. RST/INT is used to reset the device by a host (RST/INT) the device to send an interrupt signal to the host. — — ...
Page 9
... SD2 SD3 SD6 SD7 LOCK-UP DETECTION AND WIGGLE TEST POWER- RESET SCL GLITCH FILTER SDA ( ) ONLY FOR THE MAX7357 AND MAX7358 _______________________________________________________________________________________ SWITCH ENABLE/DISABLE REGISTER BANK WITH SWITCH CONTROL LOGIC BUS CONTROL INT LOGIC Functional Diagram RST (RST/INT) ...
Page 10
... The special sequence begins with a START condition and ends with a STOP condition. Repeated START conditions are used to interconnect these write and read bytes. The complete special sequence of I needs to be received by the MAX7357 or MAX7358 to activate the enhanced mode. ACKNOWLEDGE FROM THE ACKNOWLEDGE FROM THE MAX7357 OR MAX7358 ...
Page 11
... B1 of the configuration register enables the flush-out sequence. If this bit is set to 1, the MAX7357 or MAX7358 attempts to send a flush-out sequence over the locked SD_ and SC_ pair (the sequence begins Figure 6) ...
Page 12
... Control 12 ______________________________________________________________________________________ The MAX7357 and MAX7358 have 7 registers (shown in Table 2) that can be accessed through the I MAX7357 powers up with all of these registers accessi- A0 R/W ble. The initial register address counter is at 0x00. The MAX7358 powers up in basic mode with only the switch control register available ...
Page 13
... Register Access Protocol (MAX7357/MAX7358) 2 Only the MAX7357 or MAX7358 I required to gain access to its registers. A typical I command to communicate with the MAX7357 or MAX7358 starts with its device address and is followed directly by data bytes. Internal register addresses are 2 not used write or read command. ...
Page 14
... The effectiveness of sending the flush-out sequence depends on the behavior of the locked-up device. For an auxiliary bus with only slave devices more likely that the SCL line can still be driven by the MAX7357 or MAX7358. In this case, a slave device may respond to a particular flush-out sequence. After the release of the SD_ line by a “ ...
Page 15
... Channel 2 no lock-up X Channel 2 lock-up X Channel 3 no lock-up X Channel 3 lock-up X Channel 4 no lock-up X Channel 4 lock-up X Channel 5 no lock-up X Channel 5 lock-up X Channel 6 no lock-up X Channel 6 lock-up X Channel 7 no lock-up X Channel 7 lock-up Traffic Prior to Lock-Up Register (MAX7357/MAX7358 bus traffic informa bus, a scope is usually 15 ...
Page 16
... I deselects all channels. When RST/INT is configured to notify the host of fault conditions, and while RST/INT is being used as an output by the MAX7357 or MAX7358 (sending an interrupt to the host), it does not function as a reset input. RST/INT is overvoltage-tolerant to +6V. RST/INT must be connected to V pullup resistor ...
Page 17
... FIRST DATA BYTE The interface uses a serial-data line (SDA) and a serial- clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). The master initiates all data transfers to and from the MAX7357 or MAX7358 and generates the SCL clock that synchronizes the data transfer. P ...
Page 18
... A single-byte write to the MAX7357 or MAX7358 sets the switch control register. A 2-byte write to the MAX7357 or MAX7358 sets the switch control and configuration registers. A 3-byte write to the MAX7357 or MAX7358 sets the switch control, configuration, and flush-out sequence registers. A multibyte write to the MAX7357 or MAX7358 with ...
Page 19
... MAX7357 OR MAX7358 S ADDRESS OF MUX/SWT PART START R/W Figure 16. Writing to the MAX7357 or MAX7358 in Basic Mode ______________________________________________________________________________________ A read from the MAX7356 starts with the master trans- mitting the slave address with the R/W bit set high. The MAX7356 acknowledges the slave address. The master can read 1 byte from the switch control register and then issue a STOP condition (Figure 17) ...
Page 20
... R/W Figure 19. Reading the MAX7357 or MAX7358 in Basic Mode Reading from the MAX7357/MAX7358 A read from the MAX7357 or MAX7358 in basic mode starts with the master transmitting the slave address with the R/W bit set high. The device acknowledges the slave address. The master can read 1 byte from the switch control register and then issue a STOP condition (Figure 19) ...
Page 21
... SD7 SD1 3 18 SC6 SC1 4 17 SD6 SD2 5 16 SC5 6 SC2 15 SD5 14 SC4 13 SD4 *CONNECT EXPOSED PAD TO GND ONLY FOR THE MAX7357 AND MAX7358 Typical Operating Circuit V DD SD0 SC0 V DD SD1 SC1 V DD SD7 SC7 Pin Configurations ...
Page 22
... TSSOP 24 TQFN-EP Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 22 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © ...