IRMCF343 International Rectifier, IRMCF343 Datasheet
IRMCF343
Specifications of IRMCF343
Available stocks
Related parts for IRMCF343
IRMCF343 Summary of contents
Page 1
... CMOS Description IRMCF343 is a high performance RAM based motion control IC designed primarily for appliance applications. IRMCF343 is designed to achieve low cost and high performance control solutions for advanced inverterized appliance motor control. IRMCF343 contains two computation engines. One is Motion Control Engine (MCE magnet motors ...
Page 2
... Overview ....................................................................................................................................4 2 IRMCF343 Block Diagram and Main Functions.........................................................................5 3 Pinout.........................................................................................................................................7 4 Input/Output of IRMCF343.........................................................................................................8 4.1 8051 Peripheral Interface Group .........................................................................................8 4.2 Motion Peripheral Interface Group ......................................................................................9 4.3 Analog Interface Group .....................................................................................................10 4.4 Power Interface Group ......................................................................................................10 4.5 Test Interface Group .........................................................................................................11 5 Application Connections .......................................................................................................... Characteristics ...................................................................................................................13 6.1 Absolute Maximum Ratings...............................................................................................13 6.2 System Clock Frequency and Power Consumption ..........................................................13 6 ...
Page 3
... Figure 1. Typical Application Block Diagram Using IRMCF343.....................................................4 Figure 2. IRMCF343 Internal Block Diagram .................................................................................5 Figure 3. IRMCF343 Pin Configuration..........................................................................................7 Figure 4. Input/Output of IRMCF343..............................................................................................8 Figure 5. Application Connection of IRMCF343 ..........................................................................12 Figure 6. Clock Frequency vs. Power Consumption....................................................................13 Table 1. Absolute Maximum Ratings ...........................................................................................13 Table 2. System Clock Frequency ...............................................................................................13 Table 3. Digital I/O DC Characteristics ........................................................................................14 Table 4. PLL DC Characteristics .................................................................................................15 Table 5 ...
Page 4
... IRMCF343 is intended for development purpose and contains 48K bytes of RAM, which can be loaded from external EEPROM for 8051 program execution. For high volume production, IRMCK343 contains OTP ROM in place of program RAM to reduce the cost. Both IRMCF343 and IRMCK343 come in the same 64-pin QFP package with identical pin configuration to facilitate PC board layout and transition to mass production Figure 1 ...
Page 5
... IRMCF343 Block Diagram and Main Functions IRMCF343 block diagram is shown in Figure 2. Figure 2. IRMCF343 Internal Block Diagram IRMCF343 contains the following functions for sensorless AC motor control applications: • Motion Control Engine (MCE o Proportional plus Integral block o Low pass filter o Differentiator and lag (high pass filter) ...
Page 6
... Up to three channels of analog output (8-bit PWM) o UART C/SPI port o 48K byte program RAM loaded from external EEPROM o 2K byte data RAM. Note 1: Total size of RAM is 8K byte including MCE program, MCE data, and 8051 data. Different sizes can be allocated depending on applications. Note 1 Note 1 IRMCF343 6 ...
Page 7
... Pinout Figure 3. IRMCF343 Pin Configuration IRMCF343 7 ...
Page 8
... Input/Output of IRMCF343 All I/O signals of IRMCF343 are shown in Figure 4. All I/O pins are 3.3V logic interface except A/D interface pins. Figure 4. Input/Output of IRMCF343 4.1 8051 Peripheral Interface Group UART Interface P1.2/TXD Output, Transmit data from IRMCF343 P1.1/RXD Input, Receive data to IRMCF343 Discrete I/O Interface P1.0/T2 Input/output port 1.0, can be configured as Timer/Counter 2 input P1 ...
Page 9
... Output, PWM phase W low side gate signal PFCPWM Output, PFC PWM gate signal Fault GATEKILL Input, upon assertion, this negates all six PWM signals, programmable logic sense 2 C clock output or SPI data 2 C data line or SPI chip select EEPROM IRMCF343 9 ...
Page 10
... Input, Analog input channel 0 (0 – 1.2V), typically configured for DC bus voltage input AIN1 Input, analog input channel 1 (0 – 1.2V), needs to be pulled down to AVSS if unused 4.4 Power Interface Group VDD1 Digital power for I/O (3.3V) VDD2 Digital power for core logic (1.8V) VSS Digital common PLLVDD PLL power (1.8V) PLLVSS PLL ground return IRMCF343 10 ...
Page 11
... Test Interface Group TSTMOD Must be tied to VSS, used only for factory testing. P5.3/TDI Input, JTAG test data input P5.1/TMS Input, JTAG test mode select TCK Input, JTAG test clock P5.2/TDO Output, JTAG test data output IRMCF343 11 ...
Page 12
... Application Connections Typical application connection is shown in Figure 5. All components necessary to implement a complete sensorless drive control algorithm are shown connected to IRMCF343. Figure 5. Application Connection of IRMCF343 IRMCF343 12 ...
Page 13
... Figure 6. Clock Frequency vs. Power Consumption Min Typ - -40 ˚C - -65 ˚C - Min Typ 32 - Table 2. System Clock Frequency 100 Clock Frequency (MHz) IRMCF343 Max Condition 3.6 V Respect to VSS 1.98 V Respect to VSS 1.98 V Respect to AVSS 3.65 V Respect to VSS 85 ˚C 150 ˚C Max Unit 128 MHz VDD2 (1.8V) VDD1 (3.3V) Total 150 13 ...
Page 14
... PWMUL, PWMUH, PWMVL, PWMVH, PWMWL, PWMWH, and PFCPWM pins. Min Typ Max 3.0 V 3.3 V 3.6 V 1.62 V 1.8 V 1. 0.8 V 2 3.6 pF ±10 nA ±1 μA 8.9 mA 13.2 mA 15.2 mA 12 17.9 mA 26.3 mA 33.4 mA 24 IRMCF343 Condition Recommended Recommended Recommended Recommended ( (1) 14 ...
Page 15
... Min Typ 1. PLLVSS 0.8* V PLLVDD Table 4. PLL DC Characteristics Min Typ 1. ( kΩ 100 μA IRMCF343 Condition Max 1.92 V Recommended 0. 1.8 V PLLVDD (1) V PLLVDD 1.8 V PLLVDD PLLVDD (1) Condition Max 1.89 V Recommended 1.8 V AVDD 1.2 V Recommended 1 1.8 V AVDD (1) ...
Page 16
... I Op amp output sink SNK current Table 6. Analog I/O DC Characteristics Note: (1) Data guaranteed by design. Min Typ Max 1.71 V 1 1.2 V ( 500 μA - IRMCF343 Condition V = 1.8 V AVDD V = 1.8 V AVDD (1) (1) ( 0.6 V OUT ( 0.6 V OUT (1) 16 ...
Page 17
... Ratio Table 8. CMEXT and AREF DC Characteristics Note: (1) Data guaranteed by design. Min Typ 1.53 V 1.66 V 1. Table 7. UVcc DC Characteristics Min Typ 495 mV 600 mV 495 mV 600 mV -0. IRMCF343 Condition Max 1. 3.3 V DD1 1. 3.3 V DD1 - Condition Max 700 1.8 V AVDD 700 1.8 V AVDD (1) - ...
Page 18
... PLL lock time LOCK Note: (1) Data guaranteed by design Min Typ 3.2 MHz 4 MHz 32 MHz 50 MHz F ÷ 256 - CLKIN - 200 psec - Table 9. PLL AC Characteristics R =1M 1 =10 Xtal =30PF C =30PF 2 IRMCF343 Max Condition (1) 60 MHz (see figure below) (1) 128 MHz (1) - (1) - (1) - (1) 500 μsec 18 ...
Page 19
... Unless specified 25˚C. Symbol Parameter T Conversion time CONV T Sample/Hold HOLD maximum hold time Table 10. A/D Converter AC Characteristics Note: (1) Data guaranteed by design. Input Voltage Voltage droop Min Typ - - 2.05 μsec - - S/H Voltage t SAMPLE T HOLD IRMCF343 Max Condition (1) 10 μsec Voltage droop ≤ 15 LSB (see figure below) 19 ...
Page 20
... Table 12. Voltage sensing OP amp Amp AC Characteristics Note: (1) Data guaranteed by design. Min Typ Max - 10 V/μsec - Ω 400 ns - Min Typ Max 2.5 V/μsec - Ω - 650 ns IRMCF343 Condition AVDD ( ( 1 AVDD ( Condition AVDD ( ( 1 AVDD ( ...
Page 21
... SYNC to PWM output dSYNC3 delay time Table 13. SYNC AC Characteristics Note: (1) AIN1 through AIN6 channels are converted once every 6 SYNC events t wSYNC t dSYNC1 t dSYNC2 t dSYNC3 Min Typ - IRMCF343 Max Unit - SYSCLK 100 SYSCLK 200 SYSCLK (1) 2 SYSCLK 21 ...
Page 22
... GATEKILL to SVPWM AC Timing Unless specified 25˚C. Symbol Parameter t GATEKILL pulse width wGK t GATEKILL to PWM dGK output delay Table 14. GATEKILL to SVPWM AC Timing Min Typ Max 100 IRMCF343 Unit SYSCLK SYSCLK 22 ...
Page 23
... Interrupt AC Timing Unless specified 25˚C. Symbol Parameter t INT0, INT1 Interrupt wINT Assertion Time t INT0, INT1 latency dINT Min Typ Table 15. Interrupt AC Timing IRMCF343 Max Unit - SYSCLK 4 SYSCLK 23 ...
Page 24
... C read setup time is determined by the programmable filter time applied to I communication I2CLK I2CLK I2WSETUP I2WHOLD I2RSETUP Min Typ 10 0.25 0.25 0.25 0. filter time 1 2 Table 16 Timing IRMCF343 t I2EN1 t I2RHOLD t I2EN2 Max Unit - 8192 SYSCLK - - T I2CLK - - T I2CLK - - T I2CLK - - T I2CLK ...
Page 25
... CS to data delay time CSDELAY t CLK falling edge to data WRDELAY delay time t CS high time between two CSHIGH consecutive byte transfer t CS hold time CSHOLD Min Typ 1 Table 17. SPI Write AC Timing IRMCF343 Max Unit - SYSCLK - T SPICLK - T SPICLK 10 nsec 10 nsec - T SPICLK - T SPICLK 25 ...
Page 26
... SPI read data setup time RDSU t SPI read data hold time RDHOLD t CS high time between two CSHIGH consecutive byte transfer t CS hold time CSHOLD Min Typ 1 Table 18. SPI Read AC Timing IRMCF343 Max Unit - SYSCLK - T SPICLK - T SPICLK 10 nsec - nsec - nsec - T SPICLK - T SPICLK 26 ...
Page 27
... Each bit including start and stop bit is sampled three times at center of a bit at an interval of 1/ three sampled values do not agree, then UART noise error is generated. BAUD Data and Parity Bit Stop Bit T UARTFIL Min Typ - 57600 - 1/16 Table 19. UART AC Timing IRMCF343 Max Unit - bit/sec - T BAUD 27 ...
Page 28
... CAPTURE input low CAPLOW time t CAPTURE falling edge CRDELAY to capture register latch time t CAPTURE rising edge CLDELAY to capture register latch time t CAPTURE input INTDELAY interrupt latency time Min Typ Table 20. CAPTURE AC Timing IRMCF343 Max Unit - SYSCLK - SYSCLK - SYSCLK 4 SYSCLK 4 SYSCLK 4 SYSCLK 28 ...
Page 29
... Parameter T TCK Period JCLK t TCK High Period JHIGH t TCK Low Period JLOW t TCK to TDO propagation CO delay time t TDI/TMS setup time JSETUP t TDI/TMS hold time JHOLD Min Typ - - Table 21. JTAG AC Timing IRMCF343 Max Unit 50 MHz - nsec - nsec 5 nsec - nsec - nsec 29 ...
Page 30
... Analog input channel 0, 0-1.2V range, needs to be pulled down to AVSS if unused P 1.8V analog power P Analog common I Analog input channel 1, 0-1.2V range, needs to be pulled down to AVSS if unused O Unbuffered 0.6V output. Capacitor needs to be connected. O Analog reference voltage output (0.6V) I Single shunt current sensing OP amp input (-) IRMCF343 input input 2 C EEPROM input 30 ...
Page 31
... C data (open drain, need pull up) or SPI chip I/O Discrete programmable I/O or JTAG test mode I/O Discrete programmable I/O or JTAG test data I/O Discrete programmable I/O or JTAG test data IRMCF343 Description Digital common 3.3V digital power input or SPI chip select 1 either high or low true. PFC PWM output output 2 Digital common 3 ...
Page 32
... Pin Name /Pull-down 60 TCK 61 TSTMOD 58 kΩ pull 62 RESET 63 PLLVDD 64 PLLVSS Pin Type I I Test mode. Must be tied to VSS. Factory use down I/O Reset, low true, Schmitt trigger input P P Table 22. Pin List IRMCF343 Description JTAG test clock only 1.8V PLL power PLL ground 32 ...
Page 33
... Package Dimensions . IRMCF343 33 ...
Page 34
... IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 www.irf.com IRMCF343 YWWP XXXXXX Order Information This product has been designed and qualified for the industrial level Qualification standards can be found at Data and specifications subject to change without notice. 12/05/2006 IRMCF343 IR Logo Production Lot The LQFP-64 is MSL3 qualified www.irf.com <http://www.irf.com> 34 ...