MC74HC541ANG ON Semiconductor, MC74HC541ANG Datasheet

IC BUFF/DVR TRI-ST 8BIT 20DIP

MC74HC541ANG

Manufacturer Part Number
MC74HC541ANG
Description
IC BUFF/DVR TRI-ST 8BIT 20DIP
Manufacturer
ON Semiconductor
Series
74HCr
Datasheets

Specifications of MC74HC541ANG

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
1
Number Of Bits Per Element
8
Current - Output High, Low
7.8mA, 7.8mA
Voltage - Supply
2 V ~ 6 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Logic Family
HC
Logical Function
Buffer/Line Driver
Number Of Elements
1
Number Of Channels
8
Number Of Inputs
8
Number Of Outputs
8
Operating Supply Voltage (typ)
2.5/3.3/5V
Package Type
PDIP
Output Type
3-State
Polarity
Non-Inverting
Propagation Delay Time
165ns
High Level Output Current
-7.8mA
Low Level Output Current
7.8mA
Operating Supply Voltage (max)
6V
Operating Supply Voltage (min)
2V
Quiescent Current
4uA
Technology
CMOS
Pin Count
20
Mounting
Through Hole
Operating Temp Range
-55C to 125C
Operating Temperature Classification
Military
Package
20PDIP
Logic Function
Buffer/Line Driver
Number Of Outputs Per Chip
8
Input Signal Type
Single-Ended
Maximum Propagation Delay Time @ Maximum Cl
80@2V|30@3V|18@4.5V|15@6V ns
Number Of Channels Per Chip
Octal
Supply Voltage (max)
6 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
125 C
Mounting Style
Through Hole
Input Bias Current (max)
4 uA
Maximum Power Dissipation
750 mW
Minimum Operating Temperature
- 55 C
Number Of Lines (input / Output)
3
Circuit Type
Silicon Gate
Current, Supply
160 μA
Function Type
8-Channels
Number Of Circuits
Octal
Special Features
Non-Inverting, Tri-State
Temperature, Operating, Range
-55 to +125 °C
Voltage, Supply
2 to 6 V
Logic Device Type
Buffer/Line Driver, Non Inverting
Supply Voltage Range
2V To 6V
Logic Case Style
DIP
No. Of Pins
20
Operating Temperature Range
-55°C To +125°C
Filter Terminals
DIP
Rohs Compliant
Yes
Family Type
HC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
MC74HC541ANGOS

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC74HC541ANG
Quantity:
475
MC74HC541A
Octal 3-State Noninverting
Buffer/Line Driver/Line
Receiver
High−Performance Silicon−Gate CMOS
inputs are compatible with Standard CMOS outputs. External pull−up
resistors make them compatible with LSTTL outputs.
receiver designed to be used with 3−state memory address drivers,
clock drivers, and other bus−oriented systems. This device features
inputs and outputs on opposite sides of the package and two ANDed
active−low output enables.
inverting outputs.
Features
*For additional information on our Pb−Free strategy and soldering details, please
© Semiconductor Components Industries, LLC, 2009
March, 2009 − Rev. 6
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
The MC74HC541A is identical in pinout to the LS541. The device
The HC541A is an octal noninverting buffer/line driver/line
The HC541A is similar in function to the HC540A, which has
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1 mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance With the JEDEC Standard No. 7A Requirements
Chip Complexity: 134 FETs or 33.5 Equivalent Gates
Pb−Free Packages are Available*
1
20
20
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
20
1
20
1
1
1
ORDERING INFORMATION
A
WL, L
YY, Y
WW, W
G
G
(Note: Microdot may be in either location)
http://onsemi.com
DW SUFFIX
CASE 751D
CASE 948E
SOEIAJ−20
DT SUFFIX
TSSOP−20
CASE 738
CASE 967
N SUFFIX
F SUFFIX
SOIC−20
PDIP−20
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
= Pb−Free Package
Publication Order Number:
20
20
20
1
20
1
1
1
DIAGRAMS
MC74HC541AN
MC74HC541A/D
MARKING
AWLYYWWG
AWLYYWWG
AWLYWWG
74HC541A
HC541A
ALYWG
541A
HC
G

Related parts for MC74HC541ANG

MC74HC541ANG Summary of contents

Page 1

... Chip Complexity: 134 FETs or 33.5 Equivalent Gates • Pb−Free Packages are Available* *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2009 March, 2009 − Rev. 6 http://onsemi ...

Page 2

... Figure 1. Pinout: 20−Lead Packages (Top View) Data Inputs Output Enables ORDERING INFORMATION Device MC74HC541AN MC74HC541ANG MC74HC541ADW MC74HC541ADWG MC74HC541ADWR2 MC74HC541ADWR2G MC74HC541ADT MC74HC541ADTG MC74HC541ADTR2 MC74HC541ADTR2G MC74HC541AF MC74HC541AFG MC74HC541AFEL MC74HC541AFELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb− ...

Page 3

... Tested to EIA/JESD22−A114−A. 3. Tested to EIA/JESD22−A115−A. 4. Tested to JESD22−C101−A. 5. Tested to EIA/JESD78. 6. For high frequency or heavy load considerations, see the ON Semiconductor High−Speed CMOS Data Book (DL129/D). RECOMMENDED OPERATING CONDITIONS Symbol Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 4

... Maximum Input Capacitance IN C Maximum 3−State Output Capacitance (High Impedance State Output) OUT 9. For propagation delays with loads other than 50 pF, and information on typical parametric values, see the ON Semiconductor High−Speed CMOS Data Book (DL129/D). C Power Dissipation Capacitance (Per Buffer) (Note 10) PD 10. Used to determine the no− ...

Page 5

INPUT A 50% 10% t PLH 90% 50% OUTPUT Y 10% t TLH Figure 3. Switching Waveform OE1 or OE2 50 PZL PLZ OUTPUT Y 50% t PZH OUTPUT Y 50% Figure 4. Switching Waveform ...

Page 6

INPUTS A1, A2, A3, A4, A5, A6, A7, A8 (PINS Data input pins. Data on these pins appear in non−inverted form on the corresponding Y outputs, when the outputs are enabled. CONTROLS ...

Page 7

SEATING PLANE 20X 0. 18X PACKAGE DIMENSIONS PDIP−20 N SUFFIX PLASTIC DIP PACKAGE CASE 738−03 ISSUE ...

Page 8

K 20X REF 0.10 (0.004) 0.15 (0.006 L PIN 1 IDENT 1 0.15 (0.006 −V− 0.100 (0.004) −T− SEATING PLANE 16X 0.36 PACKAGE DIMENSIONS TSSOP−20 DT SUFFIX ...

Page 9

... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords