AS4LC1M16E5 Alliance Semiconductor, AS4LC1M16E5 Datasheet
AS4LC1M16E5
Available stocks
Related parts for AS4LC1M16E5
AS4LC1M16E5 Summary of contents
Page 1
... CMOS DRAM (EDO) • Read-modify-write • TTL-compatible, three-state DQ • JEDEC standard package and pinout - 400 mil, 42-pin SOJ - 400 mil, 44/50-pin TSOP 2 • 3V power supply (AS4LC1M16E5) • 5V tolerant I/Os; 5.5V maximum V • Industrial and commercial temperature available Pin designation 7623 V 50 ...
Page 2
... PCs, workstations, and multimedia and router switch applications. The AS4LC1M16E5 features hyper page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of RAS and xCAS inputs, respectively ...
Page 3
... Alliance Semiconductor $6/&0( Min Max Unit -1.0 +5.5 -1.0 +4.0 -65 +150 °C o – 260 10 C × × – 0.6 W – Addresses ...
Page 4
... min of RAS low after XCAS low UCAS or LCAS min HPC - 0.2V -2.0 mA OUT = 2.0 mA OUT = min RC 0.2V 0.2V 0.2V CC Alliance Semiconductor $6/&0( -50 -60 Min Max Min Max Unit Notes - µ µ – 140 – 130 mA – 2.0 – ...
Page 5
... Min Max Min – 50 – – 12 – – 25 – 0 – – – 0 Alliance Semiconductor $6/&0( Max Unit Notes – ns – ns 10K ns 10K – ns – ns – ns – ns – 7,8 16 ...
Page 6
... Min Max Min 113 – 135 67 – 32 – 42 – -50 Min Max Min 5 – – – 10 – 10 Alliance Semiconductor $6/&0( -60 Max Unit Notes 0 – – – – – – – -60 Max ...
Page 7
... Min Max Min 100 – 100 90 – 105 8 – 10 Alliance Semiconductor $6/&0( -60 Max Unit Notes – 100K ns – – ns – ns – ns -60 Max Unit Notes – ...
Page 8
... AA Thevenin equivalent). t (min), the cycle is a read-write cycle and the data out will contain data read from the selected AWD AWD CAA CAC CPA Alliance Semiconductor $6/&0( +3. 828 R2 = 295 GND and jig capacitance and greater than the speci- ...
Page 9
... RCD RSH t CSH t t CAH ASC t t CAS RCS t t RAD RAL Column address t ROH t RAC OEA t CAC t CLZ t OLZ Alliance Semiconductor $6/&0( Undefined output/don’t care RRH t RCH t WEZ t ROH t OEZ t (see note 11) OFF t REZ Data out ...
Page 10
... RC t RAS t t RCD RSH t CSH t CAS t ASC t RAL t CAH Row Column t RCS t ROH t t OLZ t RAC CLZ Alliance Semiconductor $6/&0( CRP t RPC t RCH t RRH t WEZ t REZ t OEZ t OFF Data out CRP t RPC t RCH t RRH t WEZ ...
Page 11
... RWL WCS WCH Data RAS t RAD t RAL Column address t t CAH ASC t t RCD RSH t CSH t CAS t CWL t t WCH WCS t RWL Data in Alliance Semiconductor $6/&0( CRP t RPC ...
Page 12
... WCS Data RAS t CSH t RSH t t RCD CAS t RAL t t RAD ASC t t RAH CAH Column address CWL t OEH OED t DH Data in Alliance Semiconductor $6/&0( RPC t CAS t CRP OE controlled ...
Page 13
... OEH t DS Data in t OED RAS t RAD t RAL Column address t CAH t t RCD CAS t CSH t t ACS RSH t DS Data in Alliance Semiconductor $6/&0( OE controlled CAS CRP t RPC controlled CRP t RPC t CWL t RWL OEH t DH ...
Page 14
... RAL t CAH Column address t RWD t AWD t CWD t OEA t t OED OLZ t CLZ Data in t CAC OEZ RAC Data out t OED Alliance Semiconductor $6/&0( RWL t CWL OED Data CRP t RPC t CWL t RWL ...
Page 15
... CAS ASC CAH Col address Col address t RCS t OEA t CLZ t t CAC CPA t AA Data out Data out t t OLZ CLZ Alliance Semiconductor $6/&0( RPC t CRP t CWL t RWL Data RHCP t RSH t HPC t ...
Page 16
... AA OLZ t OEZ Data out 1 t OLZ t RASP t t CSH t t CAS t AR Col address Col address t HDR t DH Data in Data In Alliance Semiconductor $6/&0( CRP RSH t CAS t t RPC CP t RAL t CAH t ASC Column n t RCH t t RRH OEA ...
Page 17
... CAH Col ad t CWL t t CWD CWD t AWD t t OEZ OED CLZ t CAC Data in Data in Data out Data out Alliance Semiconductor $6/&0( RSH t t CAS CRP RPC t RAL t CAH t ASC Column n t RWL t WCH t WCS t ...
Page 18
... CAS before RAS refresh waveform t RP RAS t RPC UCAS, LCAS DQ RAS only refresh waveform RAS UCAS, LCAS t ASR Address Y Š RAS t CHR CSR OPEN t RAS t CRP t RAH Row address Alliance Semiconductor $6/&0( RPC ...
Page 19
... OEA OEA Data CPA t OEZ Data out 1 t OED CPA t t OEZ AA t CAC t CLZ Data out 2 Alliance Semiconductor $6/&0( RSH t t CAS CRP RAL t CAH t AWD t ASC AWD t RWL t CWD t t CWL ...
Page 20
... CHR t RSH t CAH t ASC Col address t RRH t OEA t CAC t CLZ Data out RAS RP t RSH t RAL t CAH Col address t RWL WCH DHR Data in Alliance Semiconductor $6/&0( RAS RP t CRP t OFF t OEZ t CHR ...
Page 21
... RCS t ROH t OEA t RWL t CWL WCH t WCS Data in t RCS t CWD t AWD t OEA CLZ OEZ t CAC Data out Alliance Semiconductor $6/&0( OFF t OEZ t RRH t RCH t RWL CWL t OED Data ...
Page 22
... CAS-before-RAS self refresh cycle W 53 5$6 W 53& W &3 8&$6 /&$6 '4 Y Š W 5$66 W &65 W &(= Alliance Semiconductor $6/&0( W 536 W 53& W &+ ...
Page 23
... Y Š Seating Plane 0–5° Alliance Semiconductor $6/&0( 42-pin SOJ Min Max A 0.128 0.148 A1 0.025 - A2 0.105 0.115 B 0.026 0.032 b 0.015 0.020 c 0.007 0.013 D 1.070 1.080 E 0.370 NOM E1 ...
Page 24
... Capacitance Parameter Input capacitance DQ capacitance AS4LC1M16E5 ordering information Package \ RAS access time Plastic SOJ, 400 mil, 42-pin TSOP 2, 400 mil, 44/50-pin AS4LC1M16E5 part numbering system AS4 CMOS DRAM prefix LC = 3.3V CMOS Y © Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies ...