MC74HC365ADG

Manufacturer Part NumberMC74HC365ADG
DescriptionIC BUFFER NONINV HEX 3ST 16SOIC
ManufacturerON Semiconductor
Series74HC
MC74HC365ADG datasheet
 


Specifications of MC74HC365ADG

Logic TypeBuffer/Line Driver, Non-InvertingNumber Of Elements1
Number Of Bits Per Element6Current - Output High, Low7.8mA, 7.8mA
Voltage - Supply2 V ~ 6 VOperating Temperature-55°C ~ 125°C
Mounting TypeSurface MountPackage / Case16-SOIC (3.9mm Width)
Logic Family74HCNumber Of Channels Per Chip6
Supply Voltage (max)6 VSupply Voltage (min)2 V
Maximum Operating Temperature+ 125 CMounting StyleSMD/SMT
Minimum Operating Temperature- 55 CPropagation Delay Time20 ns
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
Page 1/8

Download datasheet (156Kb)Embed
Next
MC74HC365A
Hex 3-State Noninverting
Buffer with Common
Enables
High−Performance Silicon−Gate CMOS
The MC74HC365A is identical in pinout to the LS365. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device is a high−speed hex buffer with 3−state outputs and two
common active−low Output Enables. When either of the enables is
high, the buffer outputs are placed into high−impedance states. The
HC365A has noninverting outputs.
Features
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 90 FETs or 22.5 Equivalent Gates
These are Pb−Free Devices*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2009
December, 2009 − Rev. 2
http://onsemi.com
PDIP−16
16
N SUFFIX
CASE 648
1
SOIC−16
D SUFFIX
16
CASE 751B
1
TSSOP−16
16
DT SUFFIX
CASE 948F
1
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W
= Work Week
G or G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
1
MARKING
DIAGRAMS
16
MC74HC365AN
AWLYYWWG
1
16
HC365AG
AWLYWW
1
16
HC
365A
ALYWG
G
1
Publication Order Number:
MC74HC365A/D

MC74HC365ADG Summary of contents

  • Page 1

    ... Chip Complexity: 90 FETs or 22.5 Equivalent Gates • These are Pb−Free Devices* *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2009 December, 2009 − Rev. 2 http://onsemi.com PDIP− ...

  • Page 2

    ... don’t care Z = high impedance ORDERING INFORMATION Device MC74HC365ANG MC74HC365ADG MC74HC365ADR2G MC74HC365ADTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free OUTPUT ENABLE 2 A5 ...

  • Page 3

    MAXIMUM RATINGS* Symbol Parameter V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) out I DC Input Current, per Pin Output Current, per ...

  • Page 4

    DC ELECTRICAL CHARACTERISTICS Symbol Symbol Parameter Parameter V Maximum Low−Level Output OL Voltage I Maximum Input Leakage Current in I Maximum Three−State OZ Leakage Current I Maximum Quiescent Supply CC Current (per Package) AC ELECTRICAL CHARACTERISTICS Symbol t , Maximum ...

  • Page 5

    INPUT A 50% 10% t PLH 90% 50% OUTPUT Y 10% t TLH Figure 1. TEST POINT OUTPUT DEVICE UNDER C TEST *Includes all probe and jig capacitance Figure 3. INPUT A OUTPUT ENABLE 1 OUTPUT ENABLE ...

  • Page 6

    0.25 (0.010) M −A− −T− SEATING PLANE 0.25 (0.010 PACKAGE DIMENSIONS PDIP−16 N ...

  • Page 7

    K 16X REF 0.10 (0.004) 0.15 (0.006 L PIN 1 IDENT. 1 0.15 (0.006 −V− C 0.10 (0.004) −T− SEATING D PLANE 16X 0.36 PACKAGE DIMENSIONS TSSOP−16 DT SUFFIX CASE ...

  • Page 8

    ... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...