MAX9879 Maxim Integrated Products, MAX9879 Datasheet - Page 22

no-image

MAX9879

Manufacturer Part Number
MAX9879
Description
Stereo Class D Audio Subsystem
Manufacturer
Maxim Integrated Products
Datasheet
www.datasheet4u.com
Stereo Class D Audio Subsystem
with DirectDrive Headphone Amplifier
The slave address of the MAX9879 is 1001101R/(W)
(write: 0x9A, read: 0x9B).
Zero-crossing detection limits distortion in the output
signal during volume transitions by delaying the transi-
tion until the mixer output crosses the internal bias volt-
age. A timeout period (typically 60ms) forces the
volume transition if the mixer output signal does not
cross the bias voltage.
1 = Zero-crossing detection is enabled.
0 = Zero-crossing detection is disabled.
The inputs INA_ and INB_ can be configured for mono
differential or stereo single-ended operation.
22
Table 1. Register Map
Table 2. Input Mode Control Register
Input Mode
Control
Speaker
Volume
Control
Left
Headphone
Volume
Control
Right
Headphone
Volume
Control
Output Mode
Control
0x00
REGISTER
REGISTER
______________________________________________________________________________________
Differential Input Configuration ( Δ IN_)
REGISTER
ADDRESS
B7
0
0x00
0x01
0x02
0x03
0x04
Zero-Crossing Detection (ZCD)
I
2
C Register Description
ZCD
B6
POR STATE
I 2 C Interface
0x40
0x00
0x00
0x00
0x49
I
ΔINA
2
B5
C Address
SHDN
B7
0
0
0
0
ΔINB
B4
BYPASS
ZCD
B6
0
0
0
1 = IN_ is configured as a mono differential input with
IN_2 as the positive and IN_1 as the negative input.
0 = IN_ is configured as a stereo single-ended input
with IN_2 as the right and IN_1 as the left input.
The preamplifier gain of INA_ and INB_ can be pro-
grammed by writing to PGAIN_.
00 = 0dB
01 = +5.5dB
10 = +20dB
11 = Reserved
ΔINA
B3
B5
0
0
0
0
PGAINA
ΔINB
ENB
B4
B2
ENA
B3
PGAINA
Preamplifier Gain (PGAIN_)
B1
SPKVOL
HPLVOL
HPRVOL
LSPK
EN
B2
PGAINB
RSPK
B1
EN
PGAINB
B0
HPEN
B0

Related parts for MAX9879