LM3S6911 Luminary Micro, Inc, LM3S6911 Datasheet - Page 382

no-image

LM3S6911

Manufacturer Part Number
LM3S6911
Description
Lm3s6911 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S6911
Manufacturer:
DSP
Quantity:
885
Part Number:
LM3S6911-EBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S6911-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S6911-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S6911-IBZ50-A2
Manufacturer:
Semtech
Quantity:
1 669
Part Number:
LM3S6911-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S6911-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S6911-IQC50-A2
Manufacturer:
SIGMA
Quantity:
4 000
Part Number:
LM3S6911-IQC50-A2
Manufacturer:
TI
Quantity:
7
Part Number:
LM3S6911-IQC50-A2
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S6911-IQC50-A2
0
Company:
Part Number:
LM3S6911-IQC50-A2
Quantity:
1 100
Part Number:
LM3S6911-IQC50-A2SD
Manufacturer:
TI/德州仪器
Quantity:
20 000
Ethernet Controller
15.3
382
Initialization and Configuration
To use the Ethernet Controller, the peripheral must be enabled by setting the EPHY0 and EMAC0
bits in the RCGC2 register. The following steps can then be used to configure the Ethernet Controller
for basic operation.
1.
2.
3.
4.
5.
6.
7.
A frame transmission error has occurred
A frame has been transmitted successfully
A frame has been received with no room in the RX FIFO (overrun)
A frame has been received with one or more error conditions (for example, FCS failed)
An MII management transaction between the MAC and PHY layers has completed
One or more of the following PHY layer conditions occurs:
Program the MACDIV register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming
a 20-MHz system clock, the MACDIV value would be 4.
Program the MACIA0 and MACIA1 register for address filtering.
Program the MACTCTL register for Auto CRC generation, padding, and full-duplex operation
using a value of 0x16.
Program the MACRCTL register to reject frames with bad FCS using a value of 0x08.
Enable both the Transmitter and Receive by setting the LSB in both the MACTCTL and
MACRCTL registers.
To transmit a frame, write the frame into the TX FIFO using the MACDATA register. Then set
the NEWTX bit in the MACTR register to initiate the transmit process. When the NEWTX bit has
been cleared, the TX FIFO is available for the next transmit frame.
To receive a frame, wait for the NPR field in the MACNP register to be non-zero. Then begin
reading the frame from the RX FIFO by using the MACDATA register. When the frame (including
the FCS field) has been read, the NPR field should decrement by one. When there are no more
frames in the RX FIFO, the NPR field reads 0.
Auto-Negotiate Complete
Remote Fault
Link Status Change
Link Partner Acknowledge
Parallel Detect Fault
Page Received
Receive Error
Jabber Event Detected
Preliminary
July 26, 2008

Related parts for LM3S6911