SG1526J-883B Microsemi Corporation, SG1526J-883B Datasheet - Page 7

• Manufacturer Part Number: SG1526J-883B
• Description: Voltage Mode PWMs; Package: DIP
• Manufacturer: Microsemi Corporation

Rev 1.1a
Copyright
APPLICATION INFORMATION
ERROR AMPLIFIER
OSCILLATOR
The oscillator is programmed for frequency and deadtime with three components: R
generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure
is recommended for choosing timing values:
The SG1526 can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower
than the sync frequency. A periodic LOW logic pulse approximately 0.5µSec wide at the SYNC pin will then lock the oscillator
to the external frequency.
Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing
its sawtooth and clock waveforms with the slave units. All C
terminals are likewise connected to the SYNC pin of the master. Slave R
be tied to the +5V reference; at least 50K should be connected to each pin. Slave R
grounded.
The error amplifier is a transconductance design, with an output impedance of 2 megohms and an effective output capacitance
of 100 pF. Since all voltage gain takes place at the output pin, the open-loop gain can be shaped with shunt reactance to ground.
For unity gain stability the amplifier requires an additional external 100 pF to ground, resulting in an open-loop pole at 400 Hz.
The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive
supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 22A are used. With negative
supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the
+5.0 volt reference voltage, as shown in Figure 22B.
1994
1. With R
2. If more dead time is required, select a larger value of R
3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R
Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V
is the same as the oscillator frequency.
400nSec/ohm.
slightly to bring the frequency back to the nominal design value.
D
= 0 (pin 11 shorted to ground) select values for R
(continued)
FIGURE 22A
FIGURE 21 - OSCILLATOR CONNECTIONS AND WAVEFORMS
ERROR AMPLIFIER CONNECTIONS
T
terminals are connected to the C
7
D
using Figure 6 as a guide. At 40kHz dead time increases by
T
and C
T
T
from Figure 7 to give the desired oscillator period.
terminals should not be left open nor should they
FIGURE 22B
SG1526/SG2526/SG3526
D
T
terminals may be either left open or
, C
T
T
, and R
11861 Western Avenue
pin of the master, and all SYNC
D
. Two waveforms are
[phone]
Garden Grove, CA 92841
C
terminal
FAX: [phone]
T