LTC6081 Linear Technology, LTC6081 Datasheet
LTC6081
Available stocks
Related parts for LTC6081
LTC6081 Summary of contents
Page 1
... LTC6081/LTC6082 is specifi ed for power supply voltages of 3V and 5V from –40°C to 125°C. The dual LTC6081 is available in 8-lead MSOP and 10-lead DFN10 packages. The quad LTC6082 is available in 16-lead SSOP and DFN packages ...
Page 2
... Specifi ed Temperature Range (Note 4) – LTC6081C, LTC6082C .............................. 0°C to 70°C LTC6081I, LTC6082I ............................ –40°C to 85°C LTC6081H, LTC6082H ........................ –40°C to 125°C Junction Temperature DFN Packages ................................................... 125°C All Other Packages ............................................ 150°C Storage Temperature Range DFN Packages .................................... –65°C to 125°C All Other Packages ............................. – ...
Page 3
... C = Commercial Temperature Range (0°C to 70° Industrial Temperature Range (–40°C to 85° High Temperature Range (–40°C to 125°C) (H grade not available for DD or DHC package) PRODUCT PART NUMBER LTC6081 (Precision Dual Amplifi er) LTC6082 (Precision Quad Amplifi er) http://www.linear.com/leadfree/ http://www.linear.com/tapeandreel/ LTC6081/LTC6082 ...
Page 4
... Test conditions are V A CONDITIONS LTC6081MS8, LTC6082GN V = 0.5V, 2.5V CM LTC6081MS8, LTC6082GN V = 0.5V, 2.5V CM LTC6081DD, LTC6082DHC V = 0.5V, 2.5V CM LTC6081DD, LTC6082DHC V = 0.5V, 2.5V CM Noise Density 1kHz Integrated Noise From 0.1Hz to 10Hz 1. 1. ...
Page 5
... S ⎯ H ⎯ D ⎯ 0.8V ⎯ S ⎯ H ⎯ D ⎯ ⎯ S ⎯ H ⎯ D ⎯ 0.5V unless otherwise noted. CONDITIONS LTC6081MS8, LTC6082GN V = 0.5V CM LTC6081MS8, LTC6082GN V = 0.5V CM LTC6081DD, LTC6082DHC V = 0.5V CM LTC6081DD, LTC6082DHC 1kHz 0.1Hz to 10Hz 3. 3. 2. Load I = 0.5mA SOURCE ...
Page 6
... QA sampled at these temperatures. The LTC6081I/LTC6082I are guaranteed to meet specifi ed performance from –40°C to 85°C. The LTC6081H/LTC6082H are guaranteed to meet specifi ed performance from –40°C to 125°C. Note 5: Input offset drift is computed from the limits of the V divided by the temperature range ...
Page 7
... – TIME AFTER POWER UP (s) 60812 G07 LTC6081/LTC6082 V vs Temperature OS 25 LTC6081MS8 0. REPRESENTATIVE PARTS –5 –10 –15 –20 –50 –30 – 0.10 0.20 TEMPERATURE (°C) 60812 G02 V ...
Page 8
... G14 Overshoot 25° 0. GND 60812 G17 100 CAPACITIVE LOAD (pF 60812 G12 LTC6081MS8 125°C A 3.0 3.5 4.0 4.5 5.0 (V) 60812 G15 1000 10000 60812 G18 60812f ...
Page 9
... OUTPUT VOLTAGE (V) CMRR vs Frequency 180 120 90 100 0 80 –90 60 –180 40 –270 20 –360 0 –450 –20 100M 100 1k 10k 100k FREQUENCY (Hz) LTC6081/LTC6082 Output Impedance vs Frequency 4 1000 100 100 0.1 0 0.01 400 500 100 1k 10k 100k FREQUENCY (Hz) 60812 G20 ...
Page 10
... LTC6081DD. An internal current source pulls the pin to V ⎯ S ⎯ H ⎯ D ⎯ N ⎯ _ ⎯ Shutdown Pin of Amplifi active low and only valid for LTC6081DD. An internal current source pulls the pin to V NC: Not internally connected. Exposed Pad: Connected to V Distortion vs Frequency – ...
Page 11
... S ⎯ H ⎯ D ⎯ N Pins Pins 5 and 6 are used for power shutdown on the LTC6081 in the DD package. If they are fl oating, internal current + sources pull Pins 5 and and the amplifi ...
Page 12
... The most effective technique to relieve the PC board stress is to cut slots in the board around the op amp. These slots can be cut on three sides of the IC and the leads can exit on the fourth side. Figure 2 shows the layout of a LTC6081DD with slots at three sides. LONG DIMENSION SLOTS Figure 2 ...
Page 13
... SHDN GENERATION D1 NOTE: SHDN IS ONLY AVAILABLE – IN THE DFN10 PACKAGE V – V Simplifi ed Schematic of the Amplifi BIAS + – – LTC6081/LTC6082 OUTPUT M6 M7 CONTROL 60812 OUT D8 – 60812f 13 ...
Page 14
... LTC6081 + e = 3μV NOISE 1kHz SH 60812 TA03 Two Op-Amp Instrumentation Amplifi er GAIN TRIM 1.96k 100k 100k + V 0.1μF 976k – 1/2 100k LTC6081 + – • I • 101 OUT SH , RTI P-P 1M – 1 1011 • V OUT IN LTC6081 0.1μF 60812 TA04 – V 60812f ...
Page 15
... LTC6082 – 100k 100k LTC6082 3.9pF 0.1μF = –1nA → 1nA FOR I –2.5V OUT = –10V → 10V V IN TOTAL ERROR <±1% (10pA) LTC6081/LTC6082 V = 10mV/°C OUT 0°C TO 500°C 2.49M 60812 TA05 10mΩ – 1/4 + LOAD I OUT 60812 TA06 60812f 15 ...
Page 16
... LTC6081/LTC6082 PACKAGE DESCRIPTION 3.50 ±0.05 1.65 ±0.05 2.15 ±0.05 (2 SIDES) 0.25 ± 0.05 2.38 ±0.05 (2 SIDES) RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS NOTE: 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE 3 ...
Page 17
... Plastic DFN (5mm × 3mm) (Reference LTC DWG # 05-08-1706) 0.65 ±0.05 PACKAGE OUTLINE 0.25 ± 0.05 0.50 BSC 4.40 ±0.05 (2 SIDES) 5.00 ±0.10 (2 SIDES 0.20 TYP 3.00 ±0.10 1.65 ± 0.10 (2 SIDES) (2 SIDES) 0.75 ±0.05 0.00 – 0.05 LTC6081/LTC6082 R = 0.115 0.40 ± 0.10 TYP 9 16 PIN 1 NOTCH (DHC16) DFN 1103 8 1 0.25 ± 0.05 0.50 BSC 4.40 ±0.10 (2 SIDES) BOTTOM VIEW—EXPOSED PAD 60812f 17 ...
Page 18
... LTC6081/LTC6082 PACKAGE DESCRIPTION .254 MIN .0165 ± .0015 RECOMMENDED SOLDER PAD LAYOUT .007 – .0098 (0.178 – 0.249) .016 – .050 (0.406 – 1.270) NOTE: 1. CONTROLLING DIMENSION: INCHES 2. DIMENSIONS ARE IN 3. DRAWING NOT TO SCALE *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" ...
Page 19
... DETAIL “A” (.193 ± .006) 0.254 (.010) 0° – 6° TYP 0.53 ± 0.152 (.021 ± .006) DETAIL “A” SEATING PLANE 0.22 – 0.38 (.009 – .015) TYP LTC6081/LTC6082 0.52 (.0205 REF 3.00 ± 0.102 (.118 ± .004) (NOTE 1.10 0.86 ( ...
Page 20
... Micropower, SOT-23 and DFN Packages Micropower 0.7μV/°C V 18MHz Bandwidth,10V/μs Slew Rate Low Noise, Rail-to-Rail Out, MS8 and DFN Packages www.linear.com ● 0.01μF 100k – 1 1001 V LTC6081 + 1.25V 60812 TA02 Drift OS LT 0807 • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2007 60812f ...