sps-43-48h-cp-cdf-sd Source Photonics, Inc., sps-43-48h-cp-cdf-sd Datasheet
sps-43-48h-cp-cdf-sd
Related parts for sps-43-48h-cp-cdf-sd
sps-43-48h-cp-cdf-sd Summary of contents
Page 1
... Table 2 – General Optical Parameters Parameter Back Reflection at 1490 nm Back Reflection at 1310 nm 1490 nm to 1310 nm Crosstalk SPS-43-48H-CP-CDF-SD Features • Class C+ GPON OLT transceiver • Small Form Factor Pluggable, Simple SC Connector • 2488 Mbps downstream Tx/1244 Mbps upstream Rx • Fully ITU-T G.984.2 compliant • ...
Page 2
... Tx Enable (LVTTL) TX_Fail_High TX_Fail_Normal Table 5 – Receiver Specifications (Optical) Parameter Operational Wavelength Range Data Rate (burst mode) Receiver Burst-Mode Sensitivity Receiver Overload Receiver Burst Mode Dynamic Range Damage Threshold for Receiver Maximum Reflectance of Receiver SPS-43-48H-CP-CDF-SD Minimum Typical Maximum -40 8 ...
Page 3
... RSSI_ACQ input again until RSSI data is valid RSSI DDM working range is between -12 to -32 dBm with accuracy of +/- 3dB. If the data pattern is at least 2^7-1 or longer, a minimum average of 8 times is strongly recommended to maintain the RSSI reading accuracy. SPS-43-48H-CP-CDF-SD Minimum Typical Maximum ...
Page 4
... TXD+ 19 TXD- 20 Veet SPS-43-48H-CP-CDF-SD Tx Ground Tx Fail Alarm. LVTTL Output Active High Tx Disable. LVTTL input. Laser output is disabled when this pin is asserted high or left unconnected. Laser output is enabled when this pin is asserted low. 2-Wire Serial Data I/O Pin. 2-Wire Serial Clock Input. ...
Page 5
... Timing Diagram SPS-43-48H-CP-CDF-SD Figure 1. Timing Diagram DS-5165 Rev 02 2010-12-01 ...
Page 6
... Digital RSSI Acquire/Hold Timing Specification SPS-43-48H-CP-CDF-SD Figure 2. Digital RSSI Timing. DS-5165 Rev 02 2010-12-01 ...
Page 7
... SPS-43-48H-CP-CDF-SD Name Default Value Identifier 03h Extended Identifier 04h Connector 01h Transceiver ...
Page 8
... Vendor Specific 128 80 128 Reserved SPS-43-48H-CP-CDF-SD (ASCII) Year(2 bytes) month(2 xx xx xx xx xx xx 20 20h bytes) day(2 bytes) Ext Calibration, Average 58h ...
Page 9
... SPS-43-48H-CP-CDF-SD Name Default Value Temp High Alarm xx xxh Temp Low Alarm xx xxh Temp High Warning xx xxh ...
Page 10
... Temperature too low SPS-43-48H-CP-CDF-SD 01 00h Slope for Temperature calibration Offset for Temperature calibration, in xx xxh units of 256ths C ...
Page 11
... RX Power Low Warning 75.5 1bit Reserved SPS-43-48H-CP-CDF-SD x VCC too high alarm x VCC too low alarm x BIASMON too high alarm ...
Page 12
... Reserved 119 77 1 Reserved 120 78 8 Vendor Specific SPS-43-48H-CP-CDF-SD 0 Reserved 0 Reserved 0 Reserved 0 Reserved 0 Reserved 00h ...
Page 13
... Package Diagram SPS-43-48H-CP-CDF-SD DS-5165 Rev 02 2010-12-01 ...
Page 14
... Avoid applications of any voltage higher than maximum rated voltages to this part. For proper operation, any VIN or VOUT should be constrained to the range GND ≤ (VIN or VOUT) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage (e.g. 7 either GND or VCC). Unused outputs must be left open. SPS-43-48H-CP-CDF-SD DS-5165 Rev 02 2010-12-01 ...
Page 15
... THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN ”AS IS” BASIS event will Source Photonics be liable for damages arising directly from any use of the information contained in this document. Contact S P OURCE HOTONICS 20550 ORDHOFF 91311 HATSWORTH sales@sourcephotonics.com Tel: 818-773-9044 Fax: 818-576-9486 Or visit our website: http://www.sourcephotonics.com SPS-43-48H-CP-CDF-SD DS-5165 Rev 02 2010-12-01 ...