z86e31 ZiLOG Semiconductor, z86e31 Datasheet
z86e31
Available stocks
Related parts for z86e31
z86e31 Summary of contents
Page 1
... FEATURES ROM RAM* Device (KB) (Bytes) Z86E30 4 237 Z86E31 2 125 Z86E40 4 236 Note: *General-Purpose Standard Temperature (V = 3.5V to 5.5V) CC Extended Temperature (V = 4.5V to 5.5V) CC Available Packages: 28-Pin DIP/SOIC/PLCC OTP (Z86E30/31 only) 40-Pin DIP OTP (Z86E40 only) 44-Pin PLCC/LQFP OTP (Z86E40 only) 44-Pin PLCC/QFP OTP (Z86E40 only) ...
Page 2
Z86E30/E31/E40 Z8 4K OTP Microcontroller Power connections follow conventional descriptions be- low: Connection Circuit Power V CC Ground GND Output Input Port 3 Counter/ Timers (2) Interrupt Control Two Analog Comparators Port 2 I/O (Bit Programmable) Figure 1. Z86E30/E31/E40 Functional ...
Page 3
Zilog AD 11 MCU MSN Port Port 0 PGM + T est Mode Logic EPM PGM P32 P30 CE XT1 Figure 2. EPROM Programming Block Diagram DS97Z8X0502 11- 0 ...
Page 4
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN IDENTIFICATION R/W 1 P25 P26 P27 P04 P05 P06 P14 P15 40-Pin DIP P07 V CC P16 P17 XTAL2 XTAL1 P31 P32 P33 P34 20 AS Figure 3. 40-Pin DIP Pin Configuration Standard Mode ...
Page 5
Zilog Table 2. 44-Pin PLCC Pin Identification Pin # Symbol Function 1–2 GND Ground 3–4 P12–P13 Port 1, Pins 2,3 5 P03 Port 0, Pin 3 6–10 P20–P24 Port 2, Pins 0,1,2,3,4 In/Output 11 DS Data Strobe ...
Page 6
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN IDENTIFICATION (Continued) Table 3. 44-Pin LQFP Pin Identification Table 3. 44-Pin QFP Pin Identification Pin # Symbol Function 1–2 P05–P06 Port 0, Pins 5,6 3–4 P14–P15 Port 1, Pins 4,5 5 P07 Port 0, ...
Page 7
Zilog 40-Pin DIP EPM Figure 6. 40-Pin DIP Pin Configuration EPROM Mode DS97Z8X0502 Table 4. 40-Pin DIP ...
Page 8
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN IDENTIFICATION (Continued) Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode Pin # Symbol Function 1–2 GND Ground 3– Connection 5 A3 Address 3 6–10 D0–D4 Data 0,1,2,3,4 11– Connection ...
Page 9
Zilog Table 6. 44-Pin LQFP Pin Configuration Table 6. 44-Pin QFP Pin Identification EPROM Programming Mode EPROM Programming Mode Pin # Symbol Function 1–2 A5–A6 Address 5,6 3– Connection 5 A7 Address 7 6–7 V Power Supply CC ...
Page 10
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN IDENTIFICATION (Continued) 1 P25 P26 P27 P04 P05 P06 P07 28-Pin DIP V CC XTAL2 XTAL1 P31 P32 P33 P34 14 Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration Table 7. 28-Pin DIP/SOIC/PLCC Pin ...
Page 11
Zilog XXX A5 XXX A6 XXX A7 28-Pin PLCC VCC XXX XXX NC XXX CE 11 XXX OE 12 Figure 12. EPROM Programming Mode 28-Pin PLCC Pin Configuration DS97Z8X0502 Pin # Symbol 1–3 D5–D7 4–7 A4–A7 26 ...
Page 12
Z86E30/E31/E40 Z8 4K OTP Microcontroller ABSOLUTE MAXIMUM RATINGS Parameter Ambient Temperature under Bias Storage Temperature Voltage on any Pin with Respect to V Voltage on V Pin with Respect Voltage on XTAL1 and RESET Pins with Respect ...
Page 13
Zilog CAPACITANCE GND = 0V 1.0 MHz; unmeasured pins returned to GND Parameter Min Input capacitance 0 Output capacitance 0 I/O capacitance 0 DC ELECTRICAL CHARACTERISTICS Sym Parameter V Clock ...
Page 14
Z86E30/E31/E40 Z8 4K OTP Microcontroller DC ELECTRICAL CHARACTERISTICS (Continued) Sym Parameter I Supply Current CC I Standby Current CC1 Halt Mode I Standby Current CC2 Stop Mode I Auto Latch ALL Low Current I Auto Latch ALH High Current T ...
Page 15
Zilog V Sym Parameter Note [3] V Clock Input High 4.5V CH Voltage 5.5V V Clock Input Low 4.5V CL Voltage 5.5V V Input High Voltage 4.5V IH 5.5V V Input Low Voltage 4.5V IL 5.5V V Output High 4.5V ...
Page 16
Z86E30/E31/E40 Z8 4K OTP Microcontroller DC ELECTRICAL CHARACTERISTICS (Continued) V Sym Parameter Note [3] I Auto Latch High 4.5V ALH Current 5.5V T Power On Reset 4.5V POR 5.5V V Auto Reset Voltage LV 1. Device does function down to ...
Page 17
Zilog R Port 0 18 Port (Read) Port1 rite) Figure 14. External I/O or Memory Read/Write Timing DS97Z8X0502 ...
Page 18
Z86E30/E31/E40 Z8 4K OTP Microcontroller DC ELECTRICAL CHARACTERISTICS (Continued) No Symbol Parameter 1 TdA(AS) Address Valid to AS Rise Delay 2 TdAS(A) AS Rise to Address Float Delay 3 TdAS(DR) AS Rise to Read Data Req’d Valid 4 TwAS AS ...
Page 19
Zilog No Symbol Parameter 1 TdA(AS) Address Valid to AS Rise Delay 2 TdAS(A) ASAS Rise to Address Float Delay 3 TdAS(DR) AS Rise to Read Data Req’d Valid 4 TwAS AS Low Width 5 TdAS(DS) Address Float to DS ...
Page 20
Z86E30/E31/E40 Z8 4K OTP Microcontroller DC ELECTRICAL CHARACTERISTICS (Continued) Clock 7 7 TIN 4 IRQN 8 Clock Setup Stop Mode Recovery Source Figure 15. Additional Timing Diagram P R ...
Page 21
Zilog Additional Timing Table (Divide-By-One Mode) No Symbol Parameter 1 TpC Input Clock Period 2 TrC,TfC Clock Input Rise & Fall Times 3 TwC Input Clock Width 4 TwTinL Timer Input Low Width 5 TwTinH Timer Input High Width 6 ...
Page 22
Z86E30/E31/E40 Z8 4K OTP Microcontroller DC ELECTRICAL CHARACTERISTICS (Continued) Handshake Timing Diagrams Data In Valid Data (Input) RDY (Output) Data Out 7 DAV (Output) RDY (Input Delayed DAV 4 Figure 16. Input Handshake ...
Page 23
Zilog Additional Timing Table No Symbol Parameter 1 TpC Input Clock Period 2 TrC,TfC Clock Input Rise & Fall Times 3 TwC Input Clock Width 4 TwTinL Timer Input Low Width 5 TwTinH Timer Input High Width 6 TpTin Timer ...
Page 24
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN FUNCTIONS EPROM Programming Mode D7–D0 Data Bus. The data can be read from or written to external memory through the data bus. A11–A0 Address Bus. During programming, the EPROM address is written to the ...
Page 25
Zilog Port 0 (P07–P00). Port 8-bit, bidirectional, CMOS- compatible I/O port. These eight I/O lines can be config- ured under software control as a nibble I/O port address port for interfacing external memory. The ...
Page 26
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN FUNCTIONS (Continued) Port 1 (P17–P10). Port 8-bit, bidirectional, CMOS- compatible port with multiplexed Address (A7–A0) and Data (D7–D0) ports. These eight I/O lines can be pro- grammed as inputs or outputs ...
Page 27
Zilog Port 2 (P27–P20). Port 8-bit, bidirectional, CMOS- compatible I/O port. These eight I/O lines can be config- ured under software control as an input or output, indepen- dently. All input buffers are Schmitt-triggered. Bits pro- grammed ...
Page 28
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN FUNCTIONS (Continued) Port 3 (P37–P30). Port 8-bit, CMOS-compatible port with four fixed inputs (P33–P30) and four fixed outputs (P37–P34). These eight lines can be configured by soft- ware for interrupt and ...
Page 29
Zilog P30 P31 (AN1) P32 (AN2) P33 (REF) From Stop Mode Recovery Source Pin I/O CTC1 P30 IN P31 P32 IN P33 IN P34 OUT P35 OUT P36 OUT T OUT P37 OUT DS97Z8X0502 Z86E40 Port 3 ...
Page 30
Z86E30/E31/E40 Z8 4K OTP Microcontroller PIN FUNCTIONS (Continued) Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive ...
Page 31
Zilog FUNCTIONAL DESCRIPTION The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility. RESET. The device is reset in one of three ways: 1. Power-On Reset 2. Watch-Dog Timer ...
Page 32
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) Data Memory (DM). In EPROM Mode, the Z86E40 can address external data memory beginning at location 4096. In ROMless mode, the Z86E40 can address ...
Page 33
Zilog Register File. The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration regis- ters in the expanded register group. The instructions can access registers directly or indirectly through ...
Page 34
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued The upper nibble of the register file address provided by the register pointer specifies the active working-register group. FF Register Group F F0 ...
Page 35
Zilog REGISTER POINTER Working Register Group Pointer Z8 Reg. File %FF %FO Z86E30/E40 Only Z86E30/E40 Only %7F %0F %00 Notes Unknown † For Z86E40 (ROMless) reset condition: "10110110" * Will not ...
Page 36
... RAM protect by loading respectively. A “1” indicates RAM Protect enabled. RAM Protect is not available on the Z86E31. Stack. The Z86E40 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254– ...
Page 37
Zilog OSC D1 (SMR (SMR) 16 Internal Clock External Clock Clock Logic 4 Internal Clock Gated Clock Triggered Clock TIN P31 DS97Z8X0502 Internal Data Bus Write Write PRE0 Initial Value Register 6-Bit 4 Down Counter 6-Bit Down Counter ...
Page 38
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) Interrupts. The MCU has six different interrupts from six different sources. The interrupts are maskable and priori- tized (Figure 28). The six sources are divided as follows: four sources are claimed by ...
Page 39
Zilog When more than one interrupt is pending, priorities are re- solved by a programmable priority encoder that is con- trolled by the Interrupt Priority Register (IPR). An interrupt machine cycle is activated when an interrupt request is granted. Thus, ...
Page 40
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) Power-On Reset (POR). A timer circuit clocked by a ded- icated on-board RC oscillator is used for the Power-On Re- set (POR) timer function. The POR timer allows V the oscillator circuit ...
Page 41
Zilog Comparator Output Port 3 (D0). Bit 0 controls the com- parator output in Port 3. A “1” in this location brings the comparator outputs to P34 and P37, and a “0” releases the Port to its standard I/O configuration. ...
Page 42
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) SMR ( Default setting after RESET. ** Default setting after RESET and STOP-Mode Recovery. 42 SCLK/TCLK Divide OFF 1 ...
Page 43
Zilog SCLK/TCLK Divide-by-16 Select (D0). This bit of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources ...
Page 44
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) Table 12. Stop-Mode Recovery Source SMR Source selection POR recovery only P30 transition P31 transition (Not in analog mode) 0 ...
Page 45
Zilog cycles from the execution of the first instruction after Power-On Reset, Watch-Dog reset or a STOP-Mode Recovery (Figures 33 and 34). After this point, the register cannot be modified by any means, intentional or WDTMR ( ...
Page 46
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) Reset 4 Clock Filter WDT Select (WDTMR) CLK Source Select (WDTMR) XTAL Internal RC OSC. + VDD VLV - WDT From Stop Mode Recovery Source Stop Delay Select (SMR) 46 Clear 18 ...
Page 47
Zilog Auto Reset Voltage. An on-board Voltage Comparator checks that the required level to ensure correct CC operation of the device. Reset is globally driven if V below V (Figure 35). LV 3.7 VCC (Volts) 3.5 3.3 ...
Page 48
... Since the EPROM size of Z86E30/E31/E40 differs from 2764A, the programming address range has to be set from 0000H to 0FFFH for the Z86E30/E40 and 0000H to 07FFH for Z86E31. Otherwise, the upper portion of EPROM data will overwrite the lower portion of EPROM data. Figure 39 shows the adaptation from the 2764A to Z86E30/E31. ...
Page 49
Zilog Programming V Modes PP EPROM READ1 X EPROM READ2 X PROGRAM V PP PROGRAM V PP VERIFY OPTION BIT PGM V PP OPTION BIT READ X Notes 13 per specific ...
Page 50
Z86E30/E31/E40 Z8 4K OTP Microcontroller FUNCTIONAL DESCRIPTION (Continued) VIH Address VIL VIH Data VIL VH VPP VIL VH EPM VIL V CC 4.5V VIH CE VIL VIH OE VIL VIH PGM VIL 50 Address Stable 16 Invalid Valid Invalid 9 ...
Page 51
Zilog Z86E40 TIMING DIAGRAMS V IH Address Data EPM 4. ...
Page 52
Z86E30/E31/E40 Z8 4K OTP Microcontroller Z86E40 TIMING DIAGRAMS (Continued P20 P10 P21 P11 P22 P12 P23 P13 P24 P14 P25 P15 ...
Page 53
... KOhm A11 12.5V GND EPM 5.0 V Note: The programming address must be set to 0000H - 0FFFH (Lower 4K Byte Memory). For Z86E30 0000H - 07FFH (Lower 2K Byte Memory). For Z86E31 Z86E30/E31/E40 Z8 4K OTP Microcontroller ...
Page 54
Zilog Note ensure proper operaton, Zilog recommends Vcc range of the device Vcc specification, But Vcc = 5.0V is acceptable. DS97Z8X0502 Start Addr = First Location Vcc = 6.0V Vpp = 12. Program 1 ms ...
Page 55
Z86E30/E31/E40 Z8 4K OTP Microcontroller EXPANDED REGISTER FILE CONTROL REGISTERS PCON (FH) 00H Default Setting After Reset † Must Be 1 for Z86E30/E31 Figure 41. Port Configuration Register Write Only SMR ...
Page 56
Zilog Z8 CONTROL REGISTER DIAGRAMS R240 Figure 45. Reserved R241 TMR Default After Reset = 00H Figure 46. Timer Mode Register F1H: Read/Write R242 ...
Page 57
Z86E30/E31/E40 Z8 4K OTP Microcontroller Z8 CONTROL REGISTER DIAGRAMS (Continued) R246 P2M Default After Reset Figure 51. Port 2 Mode Register F6H: Write Only R247 P3M ...
Page 58
Zilog R250 IRQ Default After Reset = 00H Figure 55. Interrupt Request Register FAH: Read/Write R251 IMR † This option must be selected when ...
Page 59
Z86E30/E31/E40 Z8 4K OTP Microcontroller PACKAGE INFORMATION (Continued) PACKAGE INFORMATION 60 Figure 61. 40-Pin DIP Package Diagram Zilog DS97Z8X0502 ...
Page 60
Zilog DS97Z8X0502 Figure 62. 44-Pin PLCC Package Diagram Figure 63. 44-Pin LQFP Package Diagram Figure 63. 44-Pin QFP Package Diagram Z86E30/E31/E40 Z8 4K OTP Microcontroller 1 61 ...
Page 61
Z86E30/E31/E40 Z8 4K OTP Microcontroller 62 Figure 64. 28-Pin DIP Package Diagram Figure 65. 28-Pin SOIC Package Diagram Zilog DS97Z8X0502 ...
Page 62
Zilog DS97Z8X0502 Figure 66. 28-Pin PLCC Package Diagram Z86E30/E31/E40 Z8 4K OTP Microcontroller 1 63 ...
Page 63
... Z86E4016VSC Z86E4016PEC Z86E4016VEC Z86E30 (16 MHz) 28-Pin DIP 28-Pin SOIC Z86E3016PSC Z86E3016SSC Z96E3016PEC Z86E3016SEC Z86E31 (16 MHz) 28-Pin DIP 28-Pin SOIC Z86E3116PSC Z86E3116SSC Z86E3116PEC Z86E3116SEC For fast results, contact your local Zilog sales office for assistance in ordering the part desired. Package P = Plastic DIP ...
Page 64
Zilog Customer Support © 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. For answers to technical ...