pci9056 PLX, pci9056 Datasheet

no-image

pci9056

Manufacturer Part Number
pci9056
Description
32-bit; 66mhz Pci Bus Master I/o Accelerator, 17 X 17mm Fpbga
Manufacturer
PLX
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
pci9056-AD66BES
Quantity:
52
Part Number:
pci9056-AD66BI
Manufacturer:
VITESSE
Quantity:
272
Part Number:
pci9056-AD66BI
Manufacturer:
PLX
Quantity:
20 000
Part Number:
pci9056-BA66BI
Manufacturer:
PLX
Quantity:
5 510
Part Number:
pci9056-BA66BI
Manufacturer:
ALTERA
0
Part Number:
pci9056-BA66BI
Manufacturer:
PLX
Quantity:
20 000
Company:
Part Number:
pci9056-BA66BI
Quantity:
2 000
Part Number:
pci9056-BA66BIG
Manufacturer:
PLX
Quantity:
5 510
Part Number:
pci9056-BA66BIG
Manufacturer:
SUNLORD
Quantity:
5 510
Part Number:
pci9056-BA66BIG
Manufacturer:
PLX33
Quantity:
848
Part Number:
pci9056-BA66BIG
Manufacturer:
PLX
Quantity:
20 000
Part Number:
pci9056-BA66BIG
0
V E R S I O N 1 . 0
C o n n e c t i v i t y
P e r f o r m a n c e
C o n t r o l
32-bit, 66MHz PCI r2.2 compliant
Motorola PowerQUICC and
generic 32-bit, 66MHz local bus
modes
3.3V I/O, 5V tolerant bus
interfaces
PICMG 2.1 r2.0 Hot Swap Silicon
256-ball, 17 x 17 mm, 1.00 mm
fine pitch PBGA (FPBGA)
Zero wait state burst operation
PCI bus bursts to 264 MB/sec
Local bus bursts to 264 MB/sec
2 DMA Channels
Block & Scatter/Gather transfers
DMA descriptor ring management
Demand Mode & EOT H/W
controls
Direct Master data transfers
Generate any PCI transaction
Read ahead and programmable
read prefetch counter
Direct Slave data transfers
Access 8-, 16-, and 32-bit local
bus devices
Deferred reads, deferred writes,
read ahead, posted writes, pro-
grammable read prefetch counter
I 2 O r1.5 messaging unit
Eight mailbox and two
doorbell registers
PCI arbiter supports 7 external
masters
Host mode reset/interrupt signal
configuration
PCI D3
Event (PME) generation support
Serial EEPROM interface
JTAG boundary scan
COLD
Power Management
2 0 0 2
32-bit, 66MHz PCI Bus Mastering I/O Accelerator for Motorola
PowerQUICC
H i g h e s t P e r f o r m a n c e 3 2 - b i t P C I B u s M a s t e r i n g I / O A c c e l e r a t o r
f o r Y o u r E m b e d d e d A p p l i c a t i o n s
The PCI 9056 offers flexible connectivity and high performance I/O acceleration features
to enable leading edge PCI, CompactPCI, and embedded host designs.
Motorola
The PCI 9056 is the perfect match for the industry leading 32-bit communications proces-
sor, the Motorola MPC 850/860 PowerQUICC. The PCI 9056 provides a direct connection
to PowerQUICC devices, enabling high-speed 32-bit, 66MHz PCI performance utilizing
PLX’s Data Pipe Architecture™ technology.
Generic 32-bit, 66MHz Local Bus Designs
The PCI 9056 provides direct connection to two generic industry standard interconnect
buses. Designers use these 32-bit, 66MHz buses for a myriad of high-speed devices
ranging from processors, to DSPs, to memories, to custom ASICs and FPGAs. The PCI
9056 Data Pipe Architecture technology enables high-speed, 32-bit, 66MHz PCI I/O
with those devices.
M o v e Y o u r 3 2 - b i t E m b e d d e d D e s i g n s U p t o 6 6 M H z O p e r a t i o n
As PCI evolves to meet the ever increasing I/O demands of leading edge communications
systems, PLX continues to provide high performance PCI I/O acceleration solutions. Based
on the architecture of the industry-leading PCI 9054, the PCI 9056 offers a variety of
enhancements for the needs of today’s telecom, networking, and I/O adapter designs:
The PCI 9056 is register compatible with the PCI 9054, enabling easy software migration.
32-bit, 66MHz PCI operation
32-bit, 66MHz local bus operation
Dynamic DMA descriptor ring management with Valid bit semaphore control
PICMG 2.1 r2.0 Hot Swap Silicon, including Bias Voltage, Early Power,
and Initialy Not Responding Support
PCI Power Management r1.1 D3
PCI arbiter supporting 7 external masters
Reset and interrupt pins configurable for embedded host applications
JTAG boundary scan
PCI 9056
®
MPC 850/860 PowerQUICC Designs
and Generic 32-bit, 66MHz Local Bus Designs
COLD
Power Management Event (PME) generation

Related parts for pci9056

pci9056 Summary of contents

Page 1

... PCI evolves to meet the ever increasing I/O demands of leading edge communications systems, PLX continues to provide high performance PCI I/O acceleration solutions. Based on the architecture of the industry-leading PCI 9054, the PCI 9056 offers a variety of enhancements for the needs of today’ ...

Page 2

... Intel i960(r), DSPs, custom ASICs and FPGAs, and others – J Mode: Multiplexed address and data buses for Intel i960, IBM PowerPC 401, IDT RC32364, DSPs, PLX IOP 480, and others 32-bit, 66MHz operation – Zero wait state bursts to 264 MB/s – ...

Page 3

... The PCI 9056 supports the PowerQUICC IDMA channels for data transfer between the integrated PowerQUICC communication channels and PCI. In addition, the PCI 9056 exploits PLX’s leading edge Data Pipe Architecture technol- ogy, allowing unlimited bursts, as illustrated in the figure below. For PowerQUICC IDMA operation, the ...

Page 4

... Please visit the PLX Web site at http://www.plxtech.com or contact PLX sales at 408-774-9060 for pricing and samples. © 2002 by PLX Technology, Inc. All rights reserved. PLX and Data Pipe Architecture are trademarks of PLX Technology, Inc. All oth trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and r Technology, Inc ...

Related keywords