hcpl-810j Avago Technologies, hcpl-810j Datasheet
hcpl-810j
Related parts for hcpl-810j
hcpl-810j Summary of contents
Page 1
... RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxE denotes a lead-free product Description The HCPL-810J is a galvanically isolated Powerline Data Access Arrangement IC. It provides the key features of isolation, Tx line driver and Rx amplifier as required in a powerline modem application. Used together with a simple LC coupling circuit, the HCPL-810J offers a highly integrated, cost effective Analogue Front End (AFE) solution ...
Page 2
Block Diagram 1 1 Tx- LED Tx-in - Driver CC1 Control GND1 5 5 Status Status Detection -out - -Amp-in ...
Page 3
... DIMENSIONS IN INCHES (MILLIMETERS). NOTES: 1. INITIAL AND CONTINUED VARIATION IN THE COLOR OF THE HCPL-810J’s WHITE MOLD COMPOUND IS NORMAL AND DOES NOT AFFECT DEVICE PERFORMANCE OR RELIABILITY. 2. FLOATING LEAD PROTRUSION IS 0.006 (0.15) MAX. 3 Non RoHS Compliant Packaging No option SO-6 -500 SO-6 Land Pattern Recommendation 0.050 (1.270) ...
Page 4
Package Characteristics All specifications and figures are at the nominal (typical) operating conditions of V GND2 = 0 V and T = +25°C. A Parameter Control IC - Line IC Momentary Withstand Voltage Resistance (Control IC - Line IC) Capacitance (Control IC – Line IC) Control IC to Ambient Thermal Resistance Line IC to Ambient Thermal Resistance Notes: ...
Page 5
... Regulatory Information The HCPL-810J is pending for approval by the following organizations: IEC/EN/DIN EN 60747-5-2 Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01 with VIORM = 891 Vpeak. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics (1) Description Installation classification per DIN VDE 00/.89, Table For rated mains voltage ≤ 50 Vrms For rated mains voltage ≤ 300 Vrms For rated mains voltage ≤ ...
Page 6
Insulation and Safety Related Specifications Parameter Symbol Minimum External Air Gap L(0) (Clearance) Minimum External Tracking L(0) (Creepage) Minimum Internal Plastic Gap (Internal Clearance) Tracking Resistance CTI (Comparative Tracking Index) Isolation Group Absolute Maximum Ratings Parameter Symbol Storage Temperature T ...
Page 7
Electrical Specifications Unless otherwise noted, for sinusoidal waveform input and reference resistor R 25° all Minimum/Maximum specifications are at Recommended Operating Conditions. CC1 CC2 General Parameter Symbol V Supply Current I CC CC V Supply Current I CC CC Status Logic High Output V OH Status Logic Low Output Under Voltage Detection V ...
Page 8
Electrical Specifications (Cont.) Unless otherwise noted, for sinusoidal waveform input and reference resistor R 25° all Minimum/Maximum specifications are at Recommended Operating Conditions. CC1 CC2 Transmitter Parameter Symbol Transmit Enable Threshold Voltage V th, Tx-en Set-up Time (Tx-PD-out AGC Settling Time t AGC Tx Photodetector Output Voltage (Tx-PD-out) Bandwidth (Tx-PD-out) BW TxPD Tx ...
Page 9
Typical Performance Plots Unless otherwise noted, all typical plots are at T frequency f = 132 kHz 250 mA Tx- - – AMBIENT TEMPERATURE – °C A Figure 1. V supply current vs. ...
Page 10
Typical Performance Plots (Cont.) Unless otherwise noted, all typical plots are at T frequency f = 132 kHz 250 mA Tx-in 1.6 1.6 1.4 1.4 1.2 1 0.8 0.8 0.6 0.6 0.4 0.4 -50 -50 -25 - ...
Page 11
... V Tx-en CC1 2 GND1 Tx-in 100 Ω 3 Rx-PD-out 4 Rx-Amp-in Tx-PD-out 5 Status 6 Rx-out CC1 CC1 8 GND1 100 nF HCPL-810J GND1 Figure 16. Line driver bandwidth test circuit 25° CC1 16 GND2 GND2 2.5 Ω 15 Tx-out 1 µ CC2 CC2 13 100 nF 100 µF Tx-PD-out ...
Page 12
... Status V CC1 8 100 nF GND1 GND1 Figure 17. Schematic of HCPL-810J application for FSK modulation scheme. Typical application for FSK modulation scheme The HCPL-810J is designed to work with various transceiv- ers and can be used with a variety of modulation methods including ASK, FSK and BPSK. Figure 17 shows a typical application in a powerline modem using Frequency Shift Keying (FSK) modulation scheme. Transmitter The analogue Tx input pin is connected to the modulator via an external coupling capacitor C1 and a series resistor R3 (see Figure 17) ...
Page 13
... Occasionally with other circuit configurations, a high Q coupling arrangement is recommended, e.g., C2 less than 100 nF. In this case it is normally used as a compromise to filter out of band harmonics originating from the line driver. This is not required with the HCPL-810J. 3 Although the series coupling impedance is minimized to reduce insertion loss, it has to be sufficiently large to ...
Page 14
... GND2 Figure 22. A simple low cost non-isolated power supply. 4 External Transient Voltage Protection To protect the HCPL-810J from high voltage transients caused by power surges and disconnecting/connecting the modem necessary to add an external 6.8 V bi-di- rectional transient voltage protector (as component D1 shown in Figure 17). Additional protection from powerline voltage surges ...
Page 15
... Thermal Considerations The high efficiency line driver used in the HCPL-810J ensures minimum internal power dissipation, even for high peak output currents. Despite this, operating the line driver continuously with high output currents at elevated ambient temperatures can cause the peak junction tem- perature to exceed 125°C and/or resulting in the trigger- ing of the thermal protection. To prevent this from happening, when operating the line driver continuously with high output currents, an ambient temperature derating factor needs to be applied ...