sak-c164ci-8r Infineon Technologies Corporation, sak-c164ci-8r Datasheet
sak-c164ci-8r
Related parts for sak-c164ci-8r
sak-c164ci-8r Summary of contents
Page 1
cro c on tro cro ...
Page 2
Edition 2001-05 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2001. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms ...
Page 3
cro c on tro cro ...
Page 4
C164CI Revision History: 2001-05 Previous Version: 1999-08 1998-02 04.97 Page Subjects (major changes since last revision) All Converted to Infineon layout 1 Operating frequency MHz 1 et al. References to Flash removed 1 Timer Unit with three ...
Page 5
Single-Chip Microcontroller C166 Family C164CI/SI, C164CL/SL • High Performance 16-bit CPU with 4-Stage Pipeline – Instruction Cycle Time at 25 MHz CPU Clock – 400 ns Multiplication (16 × 16 bit), 800 ns Division ( ...
Page 6
... This document describes several derivatives of the C164 group. these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product. Table 1 C164CI Derivative Synopsis 1) Derivative Program Memory SAK-C164CI-8R[25]M 64 KByte ROM SAF-C164CI-8R[25]M SAK-C164SI-8R[25]M 64 KByte ROM SAF-C164SI-8R[25]M SAK-C164CL-8R[25]M 64 KByte ROM SAF-C164CL-8R[25]M ...
Page 7
Ordering Information The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies: • the derivative itself, i.e. its function set, the temperature range, and the supply voltage • the package and the ...
Page 8
Pin Configuration (top view AREF P5.4/AN4/T2EUD 2 P5.5/AN5/T4EUD 3 P5.6/AN6/T2IN 4 P5.7/AN7/T4IN P3.4/T3EUD 8 P3.6/T3IN 9 P3.8/MRST 10 P3.9/MTSR 11 P3.10/TxD0 12 P3.11/RxD0 13 P3.12/BHE/WRH 14 P3.13/SCLK 15 P3.15/CLKOUT/FOUT 16 P4.0/A16/CS3 ...
Page 9
Table 2 Pin Definitions and Functions Symbol Pin Input Function No. Outp Port 8-bit input-only port with Schmitt-Trigger charact. The pins of Port 5 also serve as analog input channels for the A/D converter, or ...
Page 10
Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input Function No. Outp Port 6-bit bidirectional I/O port bit-wise programmable for input or output via direction bits. For a pin configured as input, ...
Page 11
Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input Function No. Outp. EA External Access Enable pin low level at this pin during and after Reset forces the C164CI to latch the configuration from ...
Page 12
Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input Function No. Outp. PORT1 IO PORT1 consists of the two 8-bit bidirectional I/O ports P1L P1L.0-7 47-52, and P1H bit-wise programmable for input or output via 57-59 direction ...
Page 13
Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input Function No. Outp. XTAL2 54 O XTAL2: XTAL1 55 I XTAL1: To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and ...
Page 14
Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input Function No. Outp Port 4-bit bidirectional I/O port bit-wise programmable for input or output via direction bits. For a pin configured as input, ...
Page 15
Functional Description The architecture of the C164CI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance. ...
Page 16
Memory Organization The memory space of the C164CI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire ...
Page 17
External Bus Controller All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required one of four different ...
Page 18
Central Processing Unit (CPU) The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask ...
Page 19
The CPU has a register context consisting wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register ...
Page 20
Interrupt System With an interrupt response time within a range from just CPU clocks (in case of internal program execution), the C164CI is capable of reacting very fast to the occurrence of non-deterministic events. The architecture of ...
Page 21
Table 3 C164CI Interrupt Nodes Source of Interrupt or Request PEC Service Request Flag Fast External Interrupt 0 CC8IR Fast External Interrupt 1 CC9IR Fast External Interrupt 2 CC10IR Fast External Interrupt 3 CC11IR GPT1 Timer 2 T2IR GPT1 Timer ...
Page 22
Table 3 C164CI Interrupt Nodes (cont’d) Source of Interrupt or Request PEC Service Request Flag CAPCOM 6 Timer 12 T12IR CAPCOM 6 Timer 13 T13IR CAPCOM 6 Emergency CC6EIR Data Sheet Enable Interrupt Vector Flag Vector Location T12IE T12INT 00’0134 ...
Page 23
The C164CI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to ...
Page 24
The Capture/Compare Unit CAPCOM2 The general purpose CAPCOM2 unit supports generation and control of timing sequences channels with a maximum resolution of 16 TCL. The CAPCOM units are typically used to handle high speed I/O tasks ...
Page 25
The Capture/Compare Unit CAPCOM6 The CAPCOM6 unit supports generation and control of timing sequences three 16-bit capture/compare channels plus one 10-bit compare channel. In compare mode the CAPCOM6 unit provides two output signals per channel which have ...
Page 26
General Purpose Timer (GPT) Unit The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or ...
Page 27
T2EUD CPU Mode Control T2IN CPU T3IN Mode Control T3EUD T4IN Mode Control CPU T4EUD … 10 Figure 6 Block Diagram of ...
Page 28
Real Time Clock The Real Time Clock (RTC) module of the C164CI consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and RTCL). ...
Page 29
A/D Converter For analog signal measurement, a 10-bit A/D converter with 8 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and ...
Page 30
Serial Channels Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC). The ASC0 is upward compatible with ...
Page 31
CAN-Module The integrated CAN-Module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip CAN-Modules can receive and transmit standard frames with 11-bit identifiers as well as ...
Page 32
Parallel Ports The C164CI provides I/O lines which are organized into five input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction ...
Page 33
Oscillator Watchdog The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on ...
Page 34
Power Management The C164CI provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel): • Power Saving Modes switch the C164CI into ...
Page 35
Instruction Set Summary Table 6 lists the instructions of the C164CI in a condensed way. The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the ...
Page 36
Table 6 Instruction Set Summary (cont’d) Mnemonic Description MOV(B) Move word (byte) data MOVBS Move byte operand to word operand with sign extension MOVBZ Move byte operand to word operand with zero extension JMPA, JMPI, Jump absolute/indirect/relative if condition is ...
Page 37
Special Function Registers Overview Table 7 lists all SFRs which are implemented in the C164CI in alphabetical order. Bit-addressable SFRs are marked with the letter “b” in column “Name”. SFRs within the Extended SFR-Space (ESFRs) are marked with the letter ...
Page 38
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address C1MCFGn EFn6 X --- H C1MCRn EFn0 X --- H C1PCIR EF02 X --- H C1UARn EFn2 X --- H C1UGML EF08 X --- H C1UMLM EF0C X --- ...
Page 39
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address CC26IC b F174 CC27 FE76 H CC27IC b F176 CC28 FE78 H CC28IC b F178 CC29 FE7A H CC29IC b ...
Page 40
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address CTCON b FF30 H DP0H b F102 DP0L b F100 DP1H b F106 DP1L b F104 DP3 ...
Page 41
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address OPDAT EDC4 X --- H P0H b FF02 H P0L b FF00 H P1H b FF06 H P1L b FF04 FFC4 FFC8 H ...
Page 42
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address RTCH F0D6 RTCL F0D4 S0BG FEB4 H S0CON b FFB0 H S0EIC b FF70 H S0RBUF FEB2 H S0RIC b FF6E H S0TBIC ...
Page 43
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address T12IC b F190 T12OF F034 T12P F030 T13IC b F198 T13P F032 T14 F0D2 ...
Page 44
Table 7 C164CI Registers, Ordered by Name (cont’d) Name Physical Address XP3IC b F19E ZEROS b FF1C H 1) The system configuration is selected during reset. 2) The reset value depends on the indicated reset source. Note: ...
Page 45
Absolute Maximum Ratings Table 8 Absolute Maximum Rating Parameters Parameter Storage temperature Junction temperature V Voltage on pins with DD respect to ground ( Voltage on any pin with respect to ground ( Input ...
Page 46
... < 0.5 V). The absolute sum of input overload C164CI/SI C164CL/SL Unit Notes V Active mode MHz CPUmax V PowerDown mode V Reference voltage 2)3) mA Per pin Pin drivers in 4)5) default mode SAB-C164CI … °C SAF-C164CI … °C SAK-C164CI … ° V2.0, 2001-05 ...
Page 47
Parameter Interpretation The parameters listed in the following partly represent the characteristics of the C164CI and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column ...
Page 48
DC Characteristics (cont’d) (Operating Conditions apply) Parameter Input leakage current (all other) 6) RSTIN inactive current 6) RSTIN active current 9) RD/WR inact. current 9) RD/WR active current 9) ALE inactive current 9) ALE active current 9) Port 4 inactive ...
Page 49
Table 10 Current Limits for Port Output Drivers Port Output Driver Maximum Output Current Mode ( I OLmax Strong driver 10 mA Medium driver 4.0 mA Weak driver 0 output current above | I | may be ...
Page 50
Power Consumption C164CI (OTP) (Operating Conditions apply) Parameter Power supply current (active) with all peripherals active Idle mode supply current with all peripherals active Idle mode supply current with all peripherals deactivated, PLL off, SDD factor = 32 Sleep and ...
Page 51
Figure 8 Idle and Power Down Supply Current as a Function of Oscillator Frequency Data Sheet I IDOmax I IDOtyp I PDRmax I PDOmax C164CI/SI C164CL/SL ...
Page 52
I [mA] 100 ...
Page 53
I [mA] 100 ...
Page 54
AC Characteristics Definition of Internal Timing The internal operation of the C164CI is controlled by the internal CPU clock edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations. The specification of the external ...
Page 55
P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register RSTCON under software control. Table 11 associates the combinations of these three bits with the respective clock generation mode. Table 11 C164CI Clock Generation Modes 1) CLKCFG ...
Page 56
Due to this adaptation to the input clock the frequency locked The slight variation causes a jitter of OSC duration of individual TCLs. The timings listed in the AC Characteristics that refer to TCLs ...
Page 57
Direct Drive When direct drive is configured (CLKCFG = 011 disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal. f The frequency of directly follows the frequency of CPU f (i.e. the ...
Page 58
AC Characteristics External Clock Drive XTAL1 (Operating Conditions apply) Table 12 External Clock Drive Characteristics Parameter Symbol t Oscillator period SR 40 OSC 2) t High time Low time Rise time ...
Page 59
A/D Converter Characteristics (Operating Conditions apply) Table 13 A/D Converter Characteristics Parameter Analog reference supply Analog reference ground Analog input voltage range Basic clock frequency Conversion time Calibration time after reset Total unadjusted error Internal resistance of reference voltage source ...
Page 60
During the sample time the input capacitance internal resistance of the analog source must allow the capacitance to reach its final voltage level within After the end of the sample time t S Values for the sample time t ...
Page 61
Testing Waveforms 2 inputs during testing are driven at 2.4 V for a logic ’1’ and 0.45 V for a logic ’0’. Timing measurements are made at Figure 14 Input Output Waveforms V + 0.1 V ...
Page 62
Memory Cycle Variables The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed. Table 15 ...
Page 63
Multiplexed Bus (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 t Parameter Symbol RD, WR low time t (no RW-delay valid data in t (with RW-delay valid data in t (no RW-delay) ...
Page 64
Multiplexed Bus (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 t Parameter Symbol ALE fall. edge to RdCS, t WrCS (no RW delay) Address float after RdCS, t WrCS (with RW delay) Address float after RdCS, ...
Page 65
ALE CSxL A21-A16 (A15-A8 BHE, CSxE ...
Page 66
ALE CSxL ...
Page 67
ALE CSxL A21-A16 (A15-A8 ...
Page 68
ALE CSxL A21-A16 x x ...
Page 69
AC Characteristics Demultiplexed Bus (Operating Conditions apply) t ALE cycle time = 4 TCL + 2 Parameter Symbol t ALE high time t Address setup to ALE t ALE falling edge to RD, WR (with RW-delay) ALE falling edge to ...
Page 70
Demultiplexed Bus (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 t Parameter Symbol Data valid Data hold after WR t ALE rising edge after RD Address hold after WR t ...
Page 71
Demultiplexed Bus (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 t Parameter Symbol Data float after RdCS t 1) (no RW-delay) Address hold after t RdCS, WrCS Data hold after WrCS t 1) RW-delay and t ...
Page 72
ALE CSxL A21-A16 A15- BHE, CSxE Read ...
Page 73
ALE CSxL A21-A16 x x ...
Page 74
ALE CSxL A21-A16 A15- BHE, CSxE Read ...
Page 75
ALE CSxL ...
Page 76
AC Characteristics CLKOUT (Operating Conditions apply) Parameter Symbol t CLKOUT cycle time CLKOUT high time t CLKOUT low time t CLKOUT rise time t CLKOUT fall time t CLKOUT rising edge to t ALE falling edge t 32 CLKOUT ALE ...
Page 77
External XRAM Access If XPER-Share mode is enabled the on-chip XRAM of the C164CI can be accessed (during hold states external master like an asynchronous SRAM. Table 16 XRAM Access Timing (Operating Conditions apply) Parameter Address setup time ...
Page 78
Package Outlines P-MQFP-80-7 (Plastic Metric Quad Flat Package) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”. SMD = Surface Mounted Device Data Sheet Dimensions C164CI/SI C164CL/SL V2.0, 2001-05 ...
Page 79
Infineon goes for Business Excellence “Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less idleness and wastefulness for all ...