nlsx3014 ON Semiconductor, nlsx3014 Datasheet - Page 9

• Manufacturer Part Number: nlsx3014
• Description: 4-bit 100 Mb/s Configurable Dual-supply Level Translator
• Manufacturer: ON Semiconductor

Level Translator Architecture
bi−directional voltage level shifting to transfer data in
multiple supply voltage systems. This device has two
supply voltages, V
the input and output sides of the translator. When used to
transfer data from the V
referenced to the V
with a logic level matched to V
V
compatible to V
that independently determine the direction of the data flow
without requiring a directional pin. The one−shot circuits
are used to detect the rising or falling input signals. In
addition, the one shots decrease the rise and fall time of the
output signal for high−to−low and low−to−high transitions.
Input Driver Requirements
translator should be capable of driving 2.0 mA of peak
output current.
Output Load Requirements
Resistive pullup or pulldown loads of less than 50 kW
should not be used with this device. The NLSX3373 or
NLSX3378 open−drain auto sense translators are alternate
translator options for an application such as the I
requires pullup resistors.
Enable Input (EN)
tri−state operation at the I/O pins. Driving the Enable pin
to a low logic level minimizes the power consumption of
the device and drives the I/O V
impedance state. Normal translation operation occurs
when the EN pin is equal to a logic high signal. The EN pin
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
ORDERING INFORMATION
CC
NLSX3014MUTAG
The
The NLSX3014 consists of four bi−directional channels
For proper operation, the input driver to the auto sense
The NLSX3014 is designed to drive CMOS inputs.
The NLSX3014 has an Enable pin (EN) that provides
to V
NLSX3014 auto sense translator provides
L
translation shifts input signals with a logic level
Device
CC
L
L
to an output signal matched to V
and V
supply are translated to output signals
L
CC
to the V
, which set the logic levels on
CC
CC
. In a similar manner, the
and I/O V
IMPORTANT APPLICATIONS INFORMATION
CC
ports, input signals
L
pins to a high
2
C bus that
http://onsemi.com
(Pb−Free)
Package
UQFN12
L
.
9
is referenced to the V
Tolerant (OVT) protection.
Uni−Directional versus Bi−Directional Translation
uni−directional translator. One advantage of using the
translator as a uni−directional device is that each I/O pin
can be configured as either an input or output. The
configurable input or output feature is especially useful in
applications such as SPI that use multiple uni−directional
I/O lines to send data to and from a device. The flexible I/O
port of the auto sense translator simplifies the trace
connections on the PCB.
Power Supply Guidelines
or equal to the value of the V
sequencing of the power supplies will not damage the
device during the power up operation; however, the current
consumption of the device will increase if V
minus 0.4 V. The Enable (EN) pin can be used to provide
power savings. Both I/O ports are tri−stated and in low
power consumption state if the EN input equals 0 V.
tri−state mode, rather than setting either the V
supplies to 0 V. The NLSX3014 will not be damaged if
either V
voltage is at a nominal operating value; however, the
operation of the translator cannot be guaranteed during
single supply operation.
capacitors should be used on the V
pins. Ceramic capacitors are a good design choice to filter
and bypass any noise signals on the power supply voltage
lines to the ground plane of the PCB. The noise immunity
will be maximized by placing the capacitors as close as
possible to the supply and ground pins, along with
minimizing the PCB connection traces.
The NLSX3014 can function as a non−inverting
It is recommended that the V
The enable pin should be used to enter the low current
For optimal performance, 0.01 to 0.1 mF decoupling
L
or V
CC
is equal to 0 V while the other supply
L
3000 / Tape & Reel
supply and has Over−Voltage
Shipping
L
supply should be less than
L
CC
and V
†
minus 0.4 V. The
CC
L
power supply
exceeds V
L
or V
CC
CC