s-24c02afja-11-s Seiko Instruments Inc., s-24c02afja-11-s Datasheet
s-24c02afja-11-s
Related parts for s-24c02afja-11-s
s-24c02afja-11-s Summary of contents
Page 1
... They are organized as 128-word × 8-bit, 256-word × 8-bit, and 512-word × 8-bit, respectively. Each is capable of page write, and sequential read. The time for byte write and page write is the same, i. e., 1 msec. (max.) during operation ± 10%. Endurance: • ...
Page 2
... CMOS 2-WIRE SERIAL EEPROM S-24C01A/02A/04A Block Diagram SCL Start/Stop Detector SDA Device Address Comparator Absolute Maximum Ratings Storage temperature under bias 2 Serial Clock Controller LOAD COMP LOAD INC Address Counter Y Decoder D OUT Figure 2 Table 2 Parameter Symbol Power supply voltage ...
Page 3
... =1.8 to 2.5V 0.8× =2.5 to 5.5V 0 =1.8 to 2.5V 0.0 CC — -40 T opr Table 4 Symbol Conditions (SCL, A0, A1, A2, WP (SDA Table 5 Symbol Min. Typ. Max — — W Seiko Instruments Inc. S-24C01A/02A/04A Typ. Max. Unit — 5.5 V — ...
Page 4
... CMOS 2-WIRED SERIAL EEPROM S-24C01A/02A/04A DC Electrical Characteristics Parameter Symbol Current consumption I CC1 (READ) Current consumption I CC2 (PROGRAM) Parameter Conditions Symbol Standby current GND consumption Input leakage V =GND current Output leakage V =GND OUT current I =3.2 mA ...
Page 5
... SCL SDA rising time · SCL SDA falling time Bus release time Noise suppression time SCL t SU.STA SDA IN invalid SDA OUT 0.1×V to 0.9× 0.5×V CC 100 pF+ Pullup resistance 1.0 kΩ Table 9 Symbol f SCL t LOW t HIGH SU.STA t HD.STA t SU.DAT t HD.DAT t SU.STO ...
Page 6
... Connect pins A0, A1, and A2 to the GND or the V different ways to assign slave addresses in the S-24C01A and S-24C02A through a combination of pins A0, A1, and A2, and 4 ways to assign them in the S-24C04A through a combination of pins A1 and A2. When the input slave address coincides with the slave address transmitted from the master device, 1 device can be selected from among multiple devices connected to the bus ...
Page 7
... Rev. 2.2 _30 Operation 1. Start Condition When the SCL line is "H," the SDA line changes from "H" to "L." This allows the device the start condition. All operations begin from the start condition. 2. Stop Condition When the SCL line is "H," the SDA line changes from "L" to "H." This allows the device the stop condition ...
Page 8
... S-24C02A S-24C04A In the S-24C04A, "A0" does not exist in the slave addresses. So, "A0" becomes "P0." "P0" page address bit and is equivalent to an additional uppermost bit of the word address. Accordingly, when P0="0," the former half area corresponding to 2 kbits (addresses from 000h to 0FFh) in the entire memory are selected; when P0="1," the latter half area corresponding to 2 kbits (addresses from 100h to 1FFh) in all areas of the memory are selected ...
Page 9
... EEPROM repeats reception of 8-bit write data and output of the acknowledgment signal in succession capable of receiving write data corresponding to the maximum page size. When the EEPROM receives the stop condition signal, it starts to rewrite, corresponding to the size of the page, on which write data, starting from the specified memory address, is received. ...
Page 10
... In the S-24C01A or S-24C02A, the lower 3 bits of the word address are automatically incremented each when the EEPROM receives 8-bit write data. Even if the write data exceeds 8 bytes, the upper 5 bits at the word address remain unchanged, the lower 3 bits are rolled over and overwritten. ...
Page 11
... The memory address counter inside the EEPROM is automatically incremented for every falling edge of the SCL clock by which the 8th bit of data is output during the time of reading. During the time of writing, upper bits of the memory address (upper 5 bits of the word address in the S-24C01A and S-24C02A ...
Page 12
... That is, when the EEPROM receives a 7-bit length device address and a 1-bit read/write instruction code "1," following the start condition signal, it outputs the acknowledgment signal. Next, 8-bit length data is output from the EEPROM, in synchronization with the SCL clock. The master device does not output an acknowledgment signal and transmits the stop condition signal to finish reading. ...
Page 13
... When 8-bit length data is output from the EEPROM, in synchronization with the SCL clock, the memory address counter inside the EEPROM is automatically incremented at the falling edge of the SCL clock, by which the 8th data is output. When the master device transmits the acknowledgment signal, the next memory address data is output. ...
Page 14
... Address Increment Timing The address increment timing is as follows. See Figures 15 and 16. During reading operation, the memory address counter is automatically incremented at the falling edge of the SCL clock (the 8th read data is output). During writing operation, the memory address counter is also automatically incremented at the falling edge of the SCL clock when the 8th bit write data is fetched ...
Page 15
... Ordering names for SOP Product name Package code S-24C01A FJA S-24C02A FJA S-24C04A FJA Note 1) Package dimensions of SOPs whose package code is FJA are the same in the range of deviation. 2) Please contact an SII local office or a local representative for details. None cycles ...
Page 16
... Ta (°C) 1.3 Current consumption (READ) I Ambient temperature fscl=100 KHz DATA=0101 40 I CC1 (µ - (°C) 1.5 Current consumption (READ) I Power supply voltage V CC Ta=25°C fscl=400 KHz DATA=0101 100 I CC1 (µ (V) CC 1.7 Current consumption (PROGRAM) I Ambient temperature ...
Page 17
... Ta (°C) − 1.15 Output leakage current I LO Ambient temperature SDA=5 (µA) 0 (°C) − 1.10 Current consumption (PROGRAM) I CC2 Power supply voltage V I CC2 (mA) — 1.12 Input leakage current I SB Ambient temperature Ta 1 (µA) 0.5 1.14 Output leakage current I Ambient temperature Ta 1 (µ ...
Page 18
... V ( − 1.17 Low level output voltage V V (V) − 1.19 Low level output current I I (mA) 1.21 High input inversion voltage VIH − VIH (V) 1.23 Low input inversion voltage VIL − VIL (V) Seiko Instruments Inc. Rev. 2.2 − OL Ambient temperature =100 µ ...
Page 19
... V (V) CC 2.3 Write time t − WR Ambient temperature (ms) 1.0 0.5 - ° 2.5 SDA output delay time t − PD Ambient temperature (µs) 1.0 0.5 - (°C) − 2.7 Data output delay time t PD Ambient temperature (µ ...
Page 20
n l ...
Page 21
...
Page 22
...
Page 23
... Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited. The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc ...