pex8680 PLX, pex8680 Datasheet

no-image

pex8680

Manufacturer Part Number
pex8680
Description
Pci Express Gen 2 Switch, 80 Lanes, 20 Ports
Manufacturer
PLX
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pex8680-AA50BC F
Manufacturer:
JRC
Quantity:
405
Part Number:
pex8680-AA50BCF
Manufacturer:
PLX
Quantity:
329
Part Number:
pex8680-AA50RBC F
Manufacturer:
PLX
Quantity:
210
Company:
Part Number:
pex8680-AA50RBCF
Quantity:
30
Company:
Part Number:
pex8680-AA50RBCF
Quantity:
30
Features
© PLX Technology, www.plxtech.com
o 80-lane, 20-port PCIe Gen2 switch
o 35 x 35mm
o Typical Power: 9.0 Watts
o Standards Compliant
o High Performance
o Flexible Configuration
o Multi-Host & Fail-Over Support
o Quality of Service (QoS)
o Reliability, Availability, Serviceability
PEX 8680 General Features
PEX 8680 Key Features
- Integrated 5.0 GT/s SerDes
- PCI Express Base Specification, r2.0
- PCI Power Management Spec, r1.2
- Microsoft Vista Compliant
- Supports Access Control Services
- Dynamic link-width control
- Dynamic SerDes speed control
♦ performancePAK
- Non-blocking switch fabric
- Full line rate on all ports
- Packet Cut-Thru with 176ns max packet
- 2KB Max Payload Size
- Ports configurable as x1, x2, x4, x8, x16
- Registers configurable with strapping
- Lane and polarity reversal
- Compatible with PCIe 1.0a PM
- Configurable Non-Transparent (NT) port
- Failover with NT port
- Up to Six upstream/Host ports with 1+1
- Eight traffic classes per port
- Weighted round-robin source
♦ visionPAK
- 4 Hot Plug Ports with native HP Signals
- All ports hot plug capable thru I
- ECRC and Poison bit support
- Data Path parity
- Memory (RAM) Error Correction
- INTA# and FATAL_ERR# signals
- Advanced Error Reporting
- Port Status bits and GPIO available
- Per port error diagnostics
- JTAG AC/DC boundary scan
(backwards compatible w/ PCIe r1.0a/1.1)
latency (x16 to x16)
pins, EEPROM, I
or N+1 failover to other upstream ports
port arbitration
(Hot Plug Controller on every port)
Read Pacing (bandwidth throttling)
Multicast
Dynamic Buffer/FC Credit Pool
Per Port Performance Monitoring
SerDes Eye Capture
Error Injection and Loopback
Per port payload & header counters
2
, 1156-ball FCBGA package
2
C, or host software
2
C
PEX 8680, PCI Express Gen 2 Switch, 80 Lanes, 20 Ports
The ExpressLane
switching capability enabling users to connect multiple hosts to their
respective endpoints via scalable, high bandwidth, non-blocking
interconnection to a wide variety of applications including servers,
storage systems, and communications platforms. The PEX 8680 is
well suited for fan-out, aggregation, and peer-to-peer applications.
Multi-Host Architecture
The PEX 8680 employs an enhanced version of PLX’s field tested PEX 8648
PCIe switch architecture, which allows users to configure the device in
legacy single-host mode or multi-host mode with up to six host ports capable
of 1+1 (one active & one backup) or N+1 (N active & one backup) host
failover. This powerful architectural enhancement enables users to build
PCIe based systems to support high-availability, failover, redundant and
clustered systems.
High Performance & Low Packet Latency
The PEX 8680 architecture supports packet cut-thru with a maximum
latency of 176ns (x16 to x16). This, combined with large packet memory,
flexible common buffer/FC credit pool and non-blocking internal switch
architecture, provides full line rate on all ports for performance-hungry
applications such as servers and switch fabrics. The low latency enables
applications to achieve high throughput and performance. In addition to low
latency, the device supports a packet payload size of up to 2048 bytes,
enabling the user to achieve even higher throughput.
Data Integrity
The PEX 8680 provides end-to-end CRC (ECRC) protection and Poison bit
support to enable designs that require end-to-end data integrity. PLX also
supports data path parity and memory (RAM) error correction circuitry
throughout the internal data paths as packets pass through the switch.
Flexible Configuration
The PEX 8680’s 20 ports can be configured to lane widths of x1, x2, x4, x8,
or x16. Flexible buffer
allocation, along with the
device's flexible packet
flow control, maximizes
throughput for applications
where more traffic flows in
the downstream, rather than
upstream, direction. Any
port can be designated as the
upstream port, which can be
changed dynamically.
Figure 1 shows some of the
PEX 8680’s common port
configurations in legacy
Single-Host mode.
Page 1 of 1
TM
PEX 8680 device offers Multi-Host PCI Express
Figure 1. Common Port Configurations
4 x8
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
19 x4
10 x4
x8
x4
6 x8
5/14/2009, Version 1.1
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
PEX 8680
8 x8
x8
x16
6 x4

Related parts for pex8680

pex8680 Summary of contents

Page 1

... Multi-Host Architecture The PEX 8680 employs an enhanced version of PLX’s field tested PEX 8648 PCIe switch architecture, which allows users to configure the device in legacy single-host mode or multi-host mode with up to six host ports capable of 1+1 (one active & ...

Page 2

... CPU CPU SerDes Power and Signal Management The PEX 8680 supports software control of the SerDes outputs to allow optimization of power and signal strength in a system. The PLX SerDes implementation Base supports four levels of power – off, low, typical, and NT NT high. The SerDes block also supports loop-back modes ...

Page 3

... PCI-SIG plug-fest. TM performancePAK Exclusive to PLX, performancePAK is a suite of unique and innovative performance features which allows PLX’s Gen 2 switches to be the highest performing Gen 2 switches in the market today. The performancePAK features consists of the Read Pacing, Multicast, and Dynamic Buffer Pool. Read Pacing ...

Page 4

... I/O I/O I/O I/O I/O Figure 7. Multi-Host System © PLX Technology, www.plxtech.com PEX 8680, PCI Express Gen 2 Switch, 80 Lanes, 20 Ports Embedded or Communications Systems The PEX 8680’s 80 lanes can come in handy for embedded or communications applications requiring heavy processing and/or connectivity to multiple endpoints. Figure 8a shows an embedded system where the PEX 8680 is being used to fan-out to eight endpoints using x8 and x16 links ...

Page 5

... Message Signaled Interrupts (MSI) when enabled. Interrupts/messages are generated by PEX 8680 for hot plug events, doorbell interrupts, baseline error reporting, and advanced error reporting. Figure 10. PEX8680-16U8D BB RDK Development Tools PLX offers hardware and software tools to enable rapid customer design activity. These tools consist of a hardware module (PEX 8680 RDK), hardware documentation (available at www ...

Related keywords