pex8733 PLX, pex8733 Datasheet

pex8733

Manufacturer Part Number

pex8733

Description

Pci Express Gen 3 Switch, 32 Lanes, 18 Ports

Manufacturer

PLX

Datasheet

1.PEX8733.pdf (5 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

pex8733-BA80BC

Manufacturer:

PLX

Quantity:

250

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

pex8733-BA80BCG

Manufacturer:

PLX

Quantity:

300

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

pex8733-CA80BC G

Manufacturer:

PLX

Quantity:

300

Company:

Meier Automation Equipment Co., Limited

Part Number:

pex8733-CA80BC G

Manufacturer:

PLX

Quantity:

20 000

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

pex8733-CA80BCG

Manufacturer:

SKYWORKS

Quantity:

1 001

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

pex8733-CA80BCG

Manufacturer:

PLX23

Quantity:

Company:

Meier Automation Equipment Co., Limited

Part Number:

pex8733-CA80BCG

Manufacturer:

PLX

Quantity:

20 000

Company:

Amily Shenzhen XNWY Technology Co., Ltd

Part Number:

pex8733-CA80BCG

Company:

Meier Automation Equipment Co., Limited

Part Number:

pex8733-CA80BG

Manufacturer:

PLX

Quantity:

20 000

Current page: 1 of 5
Download datasheet (654Kb)



Highlights



PEX8733 General Features

o 32-lane, 18-port PCIe Gen 3 switch

o 27 x 27mm

o Typical Power: 6.4 Watts

o Standards Compliant

o High Performance

o Integrated DMA Engine

o Multi-Host & Fail-Over Support

o Quality of Service (QoS)

o Reliability, Availability, Serviceability

PEX8733 Key Features

- Integrated 8.0 GT/s SerDes

- PCI Express Base Specification, r3.0

- PCI Power Management Spec, r1.2

- Microsoft Vista Compliant

- Supports Access Control Services

- Dynamic link-width control

- Dynamic SerDes speed control

- Non-blocking switch fabric

- Full line rate on all ports

- Packet Cut-Thru with 132ns max packet

- 2KB Max Payload Size

- Four DMA Channels

- Internal Descriptor Support

- DMA function independent from

- 64-bit Addressing

- Pre-fetch Descriptor Mode

- Stride Mode

- 2 Configurable Non-Transparent ports

- Failover with Non-Transparent port

- Up to 4 upstream/Host ports with 1+1 or

- Two Virtual Channels

- Eight traffic classes per port

- Weighted round-robin source

- 3 Hot-Plug Ports with native HP Signals

- All ports hot-plug capable thru I

- SSC Isolation on up to 8 ports

- ECRC and Poison bit support

- Data Path parity

- Memory (RAM) Error Correction

- Advanced Error Reporting

- Port Status bits and GPIO available

- JTAG AC/DC boundary scan

(compatible w/ PCIe r1.0a/1.1 & 2.0)



 Read Pacing (bandwidth throttling)

 Multicast

 Dynamic Buffer/FC Credit Pool

latency (x8 to x8)

transparent switch function

N+1 failover to other upstream ports

port arbitration

visionPAK

 Per Port Performance Monitoring

 SerDes Eye Capture

 PCIe Packet Generator

 Error Injection and Loopback

performancePAK

, 676-pin FCBGA package

PEX8733, PCI Express Gen 3 Switch, 32 Lanes, 18 Ports

The ExpressLane™ PEX8733 device offers Multi-Host PCI Express switching

capability enabling users to connect multiple hosts to their respective

endpoints via scalable, high bandwidth, non-blocking interconnection to a

wide variety of applications including servers, storage, communications, and

graphics platforms. The PEX8733 is well suited for fan-out, aggregation,

and peer-to-peer traffic patterns.

Multi-Host Architecture

The PEX8733 employs an enhanced version of PLX’s field tested PEX8732

PCIe switch architecture, which allows users to configure the device in legacy

single-host mode or multi-host mode with up to four host ports capable of 1+1

(one active & one backup) or N+1 (N active & one backup) host failover. This

powerful architectural enhancement enables users to build PCIe based systems

to support high-availability, failover, redundant, or clustered systems.

High Performance & Low Packet Latency

The PEX8733 architecture supports packet cut-thru with a maximum

latency of 132ns (x8 to x8). This, combined with large packet memory,

flexible common buffer/FC credit pool and non-blocking internal switch

architecture, provides full line rate on all ports for performance-hungry

applications such as servers and switch fabrics. The low latency enables

applications to achieve high throughput and performance. In addition to low

latency, the device supports a packet payload size of up to 2048 bytes,

enabling the user to achieve even higher throughput.

Integrated DMA Engine

The PEX8733 boasts a versatile and powerful built-in DMA engine. The

DMA engine removes the burden of having to move data between devices

away from the processor – allowing the processor to perform computational

tasks instead. The four DMA channels can support high data rate transfers

between I/O devices connected to any of the switch’s ports. Additionally, the

DMA engine in the PEX8733 can be used to complement the DMA engine in

the processor by providing additional DMA channels for higher performance.

Data Integrity

The PEX8733 provides end-to-end CRC (ECRC) protection and Poison bit

support to enable designs that require end-to-end data integrity. PLX also

supports data path parity and memory (RAM) error correction circuitry

throughout the internal data paths as packets pass through the switch.

Flexible Configuration

The PEX8733’s 18 ports can be

configured to lane widths of x1, x2, x4,

x8, or x16. Flexible buffer allocation,

along with the device's flexible packet

flow control, maximizes throughput for

applications where more traffic flows in

the downstream, rather than upstream,

direction. Any port can be designated as

the upstream port, which can be changed

dynamically. Figure 1 shows some of the

PEX8733’s common port configurations

in legacy Single-Host mode.

Page 1 of 5

22Aug11, version 1.0

Related parts for pex8733

pex8733 Summary of contents

Page 1

... The four DMA channels can support high data rate transfers between I/O devices connected to any of the switch’s ports. Additionally, the DMA engine in the PEX8733 can be used to complement the DMA engine in the processor by providing additional DMA channels for higher performance. ...

Page 2

... The PEX8733 hot-plug capability feature makes it suitable for High Availability (HA) applications. Three downstream ports include a Standard Hot Plug Controller. If the PEX8733 is used in an application where one or more of its downstream ports connect to PCI Express slots, each port’s Hot-Plug Controller can be used to manage the hot-plug event of its associated slot ...

Page 3

... Another PLX exclusive, visionPAK is a debug diagnostics suite of integrated hardware and software instruments that © PLX Technology, www.plxtech.com PEX8733, PCI Express Gen 3 Switch, 32 Lanes, 18 Ports users can use to help bring their systems to market faster. visionPAK features consist of Performance Monitoring, SerDes Eye Capture, Error Injection, SerDes Loopback, and more ...

Page 4

... Conversely, the PEX8733 can also be used in single-host mode to simply fan-out to endpoints. Figure 6. Host Centric Dual Upstream Multi-Host Systems In multi-host mode, the PEX8733 can be shared four hosts in a system. By creating four virtual switches, the PEX8733 allows four hosts to fan-out to their respective endpoints ...

Page 5

... PCI Express configuration registers through the upstream port that the BIOS or host can configure the other ports using standard PCI enumeration. The virtual PCI to PCI bridges within the PEX8733 are compliant to the PCI and PCI Express system models. The Configuration Space Registers (CSRs virtual ...

Related keywords

pex8733 datasheet
pex8733 data sheet
pex8733 pdf datasheet
pex8733 component
pex8733 part
pex8733 distributor
pex8733 RoHS
pex8733 datasheet download