stac9220d5taea6xr Integrated Device Technology, stac9220d5taea6xr Datasheet - Page 44

no-image

stac9220d5taea6xr

Manufacturer Part Number
stac9220d5taea6xr
Description
Eight Channel High Definition Audio Codecs
Manufacturer
Integrated Device Technology
Datasheet
IDT™
8-CHANNEL HIGH DEFINITION AUDIO CODEC
STAC9220
8-CHANNEL HIGH DEFINITION AUDIO CODEC
6.4.15. AFG GPIOEn
[31:4]
Bit
[1]
[0]
Bit
[3]
[2]
[1]
[0]
Set1
Get
Bitfield Name
Bitfield Name
Data1
Data0
Mask3
Mask2
Mask1
Mask0
Rsvd
Table 41. AFG GPIOEn Command Response Format
Table 39. AFG GPIO Command Response Format
Table 40. AFG GPIOEn Command Verb Format
Verb ID
F16
716
RW
RW
RW
RW
RW
RW
RW
RW
R
44
Reset
See bits [7:0] of bitfield table
0x0
0x0
Reset
0x0
0x0
0x0
0x0
0x0
Payload
Data for GPIO1 (Pin 46). If this GPIO bit is
configured as Sticky (edge-sensitive) input, it can
be cleared by writing zero (one) here when the
corresponding Polarity Control bit is zero (one).
Data for GPIO0 (Pin 45). If this GPIO bit is
configured as Sticky (edge-sensitive) input, it can
be cleared by writing zero (one) here when the
corresponding Polarity Control bit is zero (one).
00
Reserved
Enable for GPIO3:
0 = pin is disabled (Hi-Z state);
1 = pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO2:
0 = pin is disabled (Hi-Z state);
1 = pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO1:
0 = pin is disabled (Hi-Z state);
1 = pin is enabled; behavior determined by
GPIO Direction control
Enable for GPIO0:
0 = pin is disabled (Hi-Z state);
1 = pin is enabled; behavior determined by
GPIO Direction control
STAC9220
Description
Description
See bitfield table
0000_0000h
Response
PC AUDIO
V1.0 01/08

Related parts for stac9220d5taea6xr