bu76310agu ROHM Co. Ltd., bu76310agu Datasheet

no-image

bu76310agu

Manufacturer Part Number
bu76310agu
Description
Audio Interface Lsi
Manufacturer
ROHM Co. Ltd.
Datasheet
◇Structure
◇Product name
◇Type
◇Applications
◇Functions
◇Absolute maximum ratings (Ta=25℃)
◇Operating conditions (Ta=25℃)
Supply voltage
Input voltage
Storage temperature range
Operating temperature range
Power dissipation *1
Supply voltage
*1:In the case of use at Ta=25℃ or more, 9.2mW should be reduced per 1℃.
Radiation resistance design is not arranged.
Parameter
Parameter
Silicon Monolithic integrated circuit
Audio interface LSI
BU76310AGU
DVC, DSC, etc
<Audio part>
・Stereo 16 bit ΔΣCODEC
・2-input stereo selector
・Stereo microphone amplifier with ALC function
・Stereo line amplifier
・BTL output speaker amplifier (400mW@8Ω, THD+N=10%, VDD=3.3V)
・64-step electronic volume with ALC function
・PLL built-in(Reference clock:12MHz、24MHz、27MHz、16fs、32fs、64fs)
<PLL mode>
<non-PLL mode>
・Master clock output
Three-line serial interface (power on reset function)
Audio IF format MSB First,2’s compliment
<ADC> 16bit word lengths Left justified, I
<DAC> 16bit word lengths Left, Right justified, I
(note) AVDD、DVDD、SPVDD、are not needed to be same voltage.
(note) Please do not set SPVDD lower than AVDD-0.3V.
(note) Please do not surpass package permissible loss, when SPVDD is set.
Symbol
Symbol
TSTG
TOPE
VDD
VDD
VIN
PD
8kHz, 11.025 kHz, 12 kHz, 16 kHz
22.05 kHz, 24kHz, 32kHz, 44.1kHz, 48 kHz
8kHz ~ 48kHz
-0.3~supply voltage +0.3
REV. A
-0.3~4.5
-50~125
2.7~3.6
-20~85
Limits
Limits
920
2
S DSP
*1
2
S DSP
Unit
mW
Unit
AVDD、DVDD、SPVDD
AVDD、DVDD、SPVDD
keep each limits upon
Comment
Comment
1/4

Related parts for bu76310agu

bu76310agu Summary of contents

Page 1

... Silicon Monolithic integrated circuit ◇Product name Audio interface LSI ◇Type BU76310AGU ◇Applications DVC, DSC, etc ◇Functions <Audio part> ・Stereo 16 bit ΔΣCODEC ・2-input stereo selector ・Stereo microphone amplifier with ALC function ・Stereo line amplifier ・BTL output speaker amplifier (400mW@8Ω, THD+N=10%, VDD=3.3V) ・ ...

Page 2

Ta=25℃、AVDD=SPVDD=DVDD= 3.3V、AVSS=SPVSS=DVSS= 0V、B.W.=22Hz~22kHz、fs=48kHz、fin=1kHz) Parameter < Current consumption > #MASTER=0 MCLK=24MHz Power-down mode IDDS Rec mode/PLL mode IDDR Play mode/PLL mode IDDP <MREG> output voltage VOREG < Logic interface > L input voltage VIL H input voltage ...

Page 3

Address Register 00H Power control 01H Power control 03H Gain control 04H Gain control 05H Clock control 06H Clock control 07H Clock control 08H ALC control 09H ALC control 0AH ALC control 0BH Time control 0CH Volume control 0DH Filter ...

Page 4

MREG BIAS ALC1 AVSS AVDD LINEOUTR + LINEOUTL EVR EVROUT ALC2 SPIN DAC Digital Filters Audio Interface + BEEPIN (Note) Place the capacitors for AVDD, BIAS pins close to each Figure1 Block diagram F AVSS AVDD LINEOUTL ...

Page 5

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose ...

Related keywords