ACS8515REV2.1T SEMTECH [Semtech Corporation], ACS8515REV2.1T Datasheet
ACS8515REV2.1T
Available stocks
Related parts for ACS8515REV2.1T
ACS8515REV2.1T Summary of contents
Page 1
ADVANCED COMMUNICATIONS Description Description Description Description Description The ACS8515 is a highly integrated, single-chip solution for ‘hit-less’ protection switching of SEC clocks from Master and Slave SETS clockcards in a SONET or SDH Network Element. The ACS8515 has fast activity ...
Page 2
ADVANCED COMMUNICATIONS Table of Cont able of Cont able of Cont ents ents able of Cont able of Contents ents ents List of Sections List of Sections List of Sections List of Sections List of Sections ...
Page 3
ADVANCED COMMUNICATIONS List of Figures List of Figures List of Figures List of Figures List of Figures Figure 1. Simple Block Diagram .............................................................................................................................................................. 1 Figure 2. ACS8515 Pin Diagram ............................................................................................................................................................. 4 Figure 3. Minimum Input Jitter Tolerance (OC-3/STM-1) .................................................................................................................... 11 ...
Page 4
ADVANCED COMMUNICATIONS Pin Diagram Pin Diagram Pin Diagram Pin Diagram Pin Diagram Figure 2. ACS8515 Pin Diagram Figure 2. ACS8515 Pin Diagram Figure 2. ACS8515 Pin Diagram Figure 2. ACS8515 Pin Diagram Figure 2. ACS8515 Pin Diagram 1 AGND 2 ...
Page 5
ADVANCED COMMUNICATIONS Pin Descriptions Pin Descriptions Pin Descriptions Pin Descriptions Pin Descriptions Table 1. Power Pins Table 1. Power Pins Table 1. Power Pins Table 1. Power Pins Table 1. Power Pins ...
Page 6
ADVANCED COMMUNICATIONS Table 3. Other Pins Table 3. Other Pins Table 3. Other Pins Table 3. Other Pins Table 3. Other Pins ...
Page 7
ADVANCED COMMUNICATIONS Table 3 (continued). Table 3 (continued). Table 3 (continued). Table 3 (continued). Table 3 (continued ...
Page 8
ADVANCED COMMUNICATIONS +/- 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8 bit register locations. The setting of the conf_nominal_frequency register ...
Page 9
ADVANCED COMMUNICATIONS Table 4. Input Reference Source Selection and Group Allocation Table 4. Input Reference Source Selection and Group Allocation Table 4. Input Reference Source Selection and Group Allocation Table 4. Input Reference Source Selection and Group Allocation Table 4. ...
Page 10
ADVANCED COMMUNICATIONS PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz. The choice of PECL or LVDS compatibility is programmed via the cnfg_differential_inputs register. Unused PECL/LVDS differential inputs should be fixed with one input high ...
Page 11
ADVANCED COMMUNICATIONS The registers sts_curr_inc_offset (address 0C, 0D, 07) report the frequency of the DPLL with respect to the external TCXO frequency. This bit signed number with one LSB representing 0.0003 ppm (range of +/- 80 ppm). ...
Page 12
ADVANCED COMMUNICATIONS Figure 4. Minimum Input Jitter Tolerance (DS1/E1) Figure 4. Minimum Input Jitter Tolerance (DS1/E1) Figure 4. Minimum Input Jitter Tolerance (DS1/E1) Figure 4. Minimum Input Jitter Tolerance (DS1/E1) Figure 4. Minimum Input Jitter Tolerance (DS1/E1) (for inputs supporting ...
Page 13
ADVANCED COMMUNICATIONS Output Wander and Jitter Output Wander and Jitter Output Wander and Jitter Output Wander and Jitter Output Wander and Jitter Wander and jitter present on the output clocks are dependent on: 1. The magnitude of wander and jitter ...
Page 14
ADVANCED COMMUNICATIONS Figure 5. Wander and Jitter Transfer Measured Characteristics Figure 5. Wander and Jitter Transfer Measured Characteristics Figure 5. Wander and Jitter Transfer Measured Characteristics Figure 5. Wander and Jitter Transfer Measured Characteristics Figure 5. Wander and Jitter Transfer ...
Page 15
ADVANCED COMMUNICATIONS Figure 6. Maximum Time Interval Error of T Figure 6. Maximum Time Interval Error of T Figure 6. Maximum Time Interval Error of T Figure 6. Maximum Time Interval Error of T Figure 6. Maximum Time Interval Error ...
Page 16
ADVANCED COMMUNICATIONS 2. ETSI 300 462-5, Section 9.2, requires that the long- term phase error in the Holdover mode should not exceed {(a1+a2)S+0.5bS where ns/s (allowance for initial frequency offset 2000 ns/s (allowance for temperature ...
Page 17
ADVANCED COMMUNICATIONS Configuration Registers Configuration Registers Configuration Registers Configuration Registers Configuration Registers Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pin- settable. All configuration registers ...
Page 18
ADVANCED COMMUNICATIONS Register Map Register Map Register Map Register Map Register Map Shaded areas in the map are ‘don’t care’ and writing either will not affect any function of the device. Bits labelled ‘Set to 0’ or ...
Page 19
ADVANCED COMMUNICATIONS Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued ...
Page 20
ADVANCED COMMUNICATIONS Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued). Table 10. Register Map (continued ...
Page 21
ADVANCED COMMUNICATIONS Register Map Description Register Map Description Register Map Description Register Map Description Register Map Description Table 11. Register Map Description Table 11. Register Map Description Table 11. Register Map Description Table 11. Register Map Description Table 11. Register ...
Page 22
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 23
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 24
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 25
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 26
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 27
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 28
ADVANCED COMMUNICATIONS Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued). Table 11. Register Map Description (continued ...
Page 29
ADVANCED COMMUNICATIONS Selection of Input Reference Clock Selection of Input Reference Clock Selection of Input Reference Clock Selection of Input Reference Clock Selection of Input Reference Clock ...
Page 30
ADVANCED COMMUNICATIONS Ultra Fast Switching Ultra Fast Switching Ultra Fast Switching Ultra Fast Switching Ultra Fast Switching A reference source is normally disqualified after the leaky bucket monitor thresholds have been crossed. An option for a faster disqualification has been ...
Page 31
ADVANCED COMMUNICATIONS the alarm is cleared depends upon the decay rate and the alarm-clearing threshold. On the alarm-setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events ...
Page 32
ADVANCED COMMUNICATIONS disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, active reference source is selected. Restoration of repaired reference sources is ...
Page 33
ADVANCED COMMUNICATIONS Lost-Phase Mode Lost-Phase Mode Lost-Phase Mode Lost-Phase Mode Lost-Phase Mode Lost-phase mode is entered when the current phase error, as measured within the DPLL, is larger than a preset limit (see register 04, bits 5:3 result ...
Page 34
ADVANCED COMMUNICATIONS Figure 10. Automatic Mode Control State Diagram Figure 10. Automatic Mode Control State Diagram Figure 10. Automatic Mode Control State Diagram Figure 10. Automatic Mode Control State Diagram Figure 10. Automatic Mode Control State Diagram (1)Reset (4) valid ...
Page 35
ADVANCED COMMUNICATIONS Electrical Specification Electrical Specification Electrical Specification Electrical Specification Electrical Specification Important Note Important Note Important Note Important Note Important Note: The ‘Absolute Maximum Ratings’ are stress ratings only, and functional operation of the device at conditions other than ...
Page 36
ADVANCED COMMUNICATIONS Table 15. DC Characteristics: TTL Input Pad with Internal Pull-up Table 15. DC Characteristics: TTL Input Pad with Internal Pull-up Table 15. DC Characteristics: TTL Input Pad with Internal Pull-up Table 15. DC Characteristics: TTL Input Pad with ...
Page 37
ADVANCED COMMUNICATIONS Table 18. DC Characteristics: PECL Input/Output Pad Table 18. DC Characteristics: PECL Input/Output Pad Table 18. DC Characteristics: PECL Input/Output Pad Table 18. DC Characteristics: PECL Input/Output Pad Table 18. DC Characteristics: PECL Input/Output Pad Across operating conditions, ...
Page 38
ADVANCED COMMUNICATIONS Figure 11. Recommended Line Termination for PECL Input/Output Ports Figure 11. Recommended Line Termination for PECL Input/Output Ports Figure 11. Recommended Line Termination for PECL Input/Output Ports Figure 11. Recommended Line Termination for PECL Input/Output Ports Figure 11. ...
Page 39
ADVANCED COMMUNICATIONS Figure 12. Recommended Line Termination for LVDS Input/Output Ports Figure 12. Recommended Line Termination for LVDS Input/Output Ports Figure 12. Recommended Line Termination for LVDS Input/Output Ports Figure 12. Recommended Line Termination for LVDS Input/Output Ports Figure 12. ...
Page 40
ADVANCED COMMUNICATIONS Table 21. DC Characteristics: Output Jitter Generation (Test definition G.812) Table 21. DC Characteristics: Output Jitter Generation (Test definition G.812) Table 21. DC Characteristics: Output Jitter Generation (Test definition G.812) Table 21. DC Characteristics: Output Jitter Generation (Test ...
Page 41
ADVANCED COMMUNICATIONS Table 23. DC Characteristics: Output Jitter Generation (Test definition GR-253-CORE) Table 23. DC Characteristics: Output Jitter Generation (Test definition GR-253-CORE) Table 23. DC Characteristics: Output Jitter Generation (Test definition GR-253-CORE) Table 23. DC Characteristics: Output Jitter Generation (Test ...
Page 42
ADVANCED COMMUNICATIONS Table 25. DC Characteristics: Output Jitter Generation (Test definition G.742) Table 25. DC Characteristics: Output Jitter Generation (Test definition G.742) Table 25. DC Characteristics: Output Jitter Generation (Test definition G.742) Table 25. DC Characteristics: Output Jitter Generation (Test ...
Page 43
ADVANCED COMMUNICATIONS Notes for tables 20 - 227 Notes for tables 20 - 227 Notes for tables 20 - 227 Notes for tables 20 - 227 Notes for tables 20 - 227 Note 1. Filter used is that defined by ...
Page 44
ADVANCED COMMUNICATIONS Microprocessor Interface Timing Microprocessor Interface Timing Microprocessor Interface Timing Microprocessor Interface Timing Microprocessor Interface Timing The device has a Serial microprocessor interface. The combined minimum High and Low times for SCLK define the maximum clock rate. For Write ...
Page 45
ADVANCED COMMUNICATIONS Table 28. Read Access Timing Table 28. Read Access Timing Table 28. Read Access Timing Table 28. Read Access Timing Table 28. Read Access Timing ...
Page 46
ADVANCED COMMUNICATIONS Package Information Package Information Package Information Package Information Package Information Figure 16. LQFP Package Figure 16. LQFP Package Figure 16. LQFP Package Figure 16. LQFP Package Figure 16. LQFP Package ...
Page 47
ADVANCED COMMUNICATIONS Table 30. 64 Pin LQFP Package Dimension Data (for use with Figure 16) Table 30. 64 Pin LQFP Package Dimension Data (for use with Figure 16) Table 30. 64 Pin LQFP Package Dimension Data (for use with Figure ...
Page 48
ADVANCED COMMUNICATIONS Application Information Application Information Application Information Application Information Application Information Figure 18. Simplified Application Schematic Figure 18. Simplified Application Schematic Figure 18. Simplified Application Schematic Figure 18. Simplified Application Schematic Figure 18. Simplified Application Schematic Revision 2.01/December 2005 ...
Page 49
ADVANCED COMMUNICATIONS Appendix A Rev2.1 Changes Described Appendix A Rev2.1 Changes Described Appendix A Rev2.1 Changes Described Appendix A Rev2.1 Changes Described Appendix A Rev2.1 Changes Described Summary Summary Summary Summary Summary This section summarizes the minor changes and improvements ...
Page 50
ADVANCED COMMUNICATIONS Ordering Information Ordering Information Ordering Information Ordering Information Ordering Information ...