lc72130m Sanyo Semiconductor Corporation, lc72130m Datasheet
lc72130m
Available stocks
Related parts for lc72130m
lc72130m Summary of contents
Page 1
... Ordering number : EN4973A Overview The LC72130 and LC72130M are PLL frequency synthesizers for use in tuners in radio cassette recorders and other products. Applications PLL frequency synthesizer Functions • High-speed programmable dividers — FMIN 160 MHz ..........pulse swallower (built-in divide-by-two prescaler) — ...
Page 2
Pin Assignment LC72130, 72130M No. 4973-2/22 ...
Page 3
Block Diagram LC72130, 72130M No. 4973-3/22 ...
Page 4
Specifications Absolute Maximum Ratings 25°C, V Parameter Maximum supply voltage Maximum input voltage Maximum output voltage Maximum output current Allowable power dissipation Operating temperature Storage temperature Parameter Symbol Supply voltage Input high ...
Page 5
Electrical Characteristics –40 to +85°C, V Parameter Symbol Rf1 Rf2 Built-in feedback resistance Rf3 Rf4 Rpd1 Built-in pull-down resistor Rpd2 Hysteresis V HIS Output high level voltage ...
Page 6
Pin Functions Symbol Pin No. Type XIN 1 X’tal OSC XOUT 24 Local oscillator FMIN 15 signal input Local oscillator AMIN 14 signal input CE 3 Chip enable CL 5 Clock DI 4 Data input DO 6 Data output V ...
Page 7
Continued from preceding page. Symbol Pin No. Type V 23 Ground SS BO1 7 BO2 8 BO3 9 Output port BO4 10 BO5 2 IO1 11 I/O port IO2 13 PD1 19 Charge pump PD2 20 output 18 AIN1 17 ...
Page 8
Serial Data I/O Methods The LC72130 uses Sanyo’s audio LSI serial bus format, the CCB (computer control bus) format, for data I/O. This LSI adopts an 8-bit address version of the CCB format. I/O mode B0 1 IN1 (82) 0 ...
Page 9
DI Control Data (Serial Data Input) • IN1 Mode • IN2 Mode LC72130, 72130M No. 4973-9/22 ...
Page 10
DI Control Data Functions No. Control block/data Programmable divider data • Sets the programmable divider divisor P15 This value is a binary value whose MSB is P15. The position of the LSB varies depending on DVS and ...
Page 11
Continued from preceding page. No. Control block/data DO pin control data • Data that determines the DO pin output DOC0, DOC1, DOC2 DOC2 The open state is selected after the power ON ...
Page 12
Continued from preceding page. No. Control block/data • Note that if this value is set to zero the system enters input sensitivity degradation mode, (11) IF counter control data and the sensitivity is reduced rms. ...
Page 13
Serial Data Input (IN1/IN2 CL: Normal high CL: Normal low 6. Serial Data Output (OUT CL: Normal high CL: Normal low Note: Since the DO pin is an n-channel open ...
Page 14
Serial Data Timing Parameter Symbol Data setup time t SU Data hold time t HD Clock low-level time t CL Clock high-level time wait time setup time hold time t ...
Page 15
Programmable Divider DVS SNS Input pin FMIN AMIN AMIN Note: * Don’t care. 1. Programmable Divider Calculation Examples • FM, 50 kHz steps (DVS = 1, SNS = *, FMIN selected) ...
Page 16
IF Counter The LC72130 IF counter is a 20-bit binary counter. The result, i.e., the counter’s msb, can be read serially from the DO pin. Measurement time GT1 GT0 Measurement period (GT) (ms ...
Page 17
IF Counter Operation Prior to starting the IF counter, reset the IF counter in advance by setting CTE in the serial data to zero. The IF counter is started by changing the value of CTE in the serial data ...
Page 18
Unlock Detection Timing 1. Unlock Detection Determination Timing Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, this determination must be performed over a period no less than the reference frequency period. However, directly ...
Page 19
Unlock Determination Software Integration Method 3. Unlocked State Data Output Using Serial Data Output In the LC72130, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation ...
Page 20
Clock Time Base Usage Notes The pull-up resistor used on the clock time base output pin (BO1) should be at least 100 kΩ. Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this ...
Page 21
Dead Zone The phase comparator compares reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference ø (line ...
Page 22
Sample Application System No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, ...