ST72F321 STMICROELECTRONICS [STMicroelectronics], ST72F321 Datasheet - Page 37

no-image

ST72F321

Manufacturer Part Number
ST72F321
Description
64/44-PIN 8-BIT MCU WITH 32 TO 60K FLASH/ROM, ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F321
Manufacturer:
ST
0
Part Number:
ST72F3218K6T6
Manufacturer:
ST
Quantity:
84
Part Number:
ST72F321AR6T
Manufacturer:
ST
0
Part Number:
ST72F321AR6T3
Manufacturer:
ST
0
Part Number:
ST72F321AR6T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F321AR6T6
Manufacturer:
ST
0
Part Number:
ST72F321AR6T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F321AR6TA
Manufacturer:
ST
Quantity:
102
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
185
Part Number:
ST72F321AR9T6
Manufacturer:
ST
Quantity:
20 000
INTERRUPTS (Cont’d)
Table 7. Interrupt Mapping
Notes:
1. Exit from HALT possible when SPI is in slave mode.
2. Exit from HALT possible when PWM ART is in external clock mode.
3. Only a RESET or MCC/RTC interrupt can be used to wake-up from Active Halt mode.
7.6 EXTERNAL INTERRUPTS
7.6.1 I/O Port Interrupt Sensitivity
The external interrupt sensitivity is controlled by
the IPA, IPB and ISxx bits of the EICR register
(Figure
independent external interrupt source sensitivities.
Each external interrupt source can be generated
on four (or five) different events on the pin:
10
11
12
13
Falling edge
Rising edge
Falling and rising edge
0
1
2
3
4
5
6
7
8
9
23). This control allows to have up to 4 fully
MCC/RTC
PWM ART
TIMER A
TIMER B
Source
RESET
Block
TRAP
CSS
AVD
SPI
SCI
TLI
I2C
ei0
ei1
ei2
ei3
Reset
Software interrupt
External top level interrupt
Main clock controller time base interrupt
Safe oscillator activation interrupt
External interrupt port A3..0
External interrupt port F2..0
External interrupt port B3..0
External interrupt port B7..4
SPI peripheral interrupts
TIMER A peripheral interrupts
TIMER B peripheral interrupts
SCI Peripheral interrupts
Auxiliary Voltage detector interrupt
I2C Peripheral interrupts
PWM ART interrupt
Not used
Description
To guarantee correct functionality, the sensitivity
bits in the EICR register can be modified only
when the I1 and I0 bits of the CC register are both
set to 1 (level 3). This means that interrupts must
be disabled before changing sensitivity.
The pending interrupts are cleared by writing a dif-
ferent value in the ISx[1:0], IPA or IPB bits of the
EICR.
Falling edge and low level
Rising edge and high level (only for ei0 and ei2)
(see periph)
ARTCSR
Register
MCCSR
SPICSR
SICSR
SCISR
SICSR
Label
TASR
TBSR
EICR
N/A
N/A
Priority
Priority
Priority
Higher
Order
Lower
HALT
from
yes
yes
Exit
yes
yes
yes
yes
yes
yes
yes
no
no
no
no
no
no
1
2
3)
FFFCh-FFFDh
FFECh-FFEDh
FFEAh-FFEBh
FFEEh-FFEFh
FFFEh-FFFFh
FFFAh-FFFBh
FFE8h-FFE9h
FFE6h-FFE7h
FFE4h-FFE5h
FFE2h-FFE3h
FFE0h-FFE1h
FFF8h-FFF9h
FFF6h-FFF7h
FFF4h-FFF5h
FFF2h-FFF3h
FFF0h-FFF1h
Address
Vector
ST72321
37/189

Related parts for ST72F321