SI52147 SILABS [Silicon Laboratories], SI52147 Datasheet

no-image

SI52147

Manufacturer Part Number
SI52147
Description
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
Manufacturer
SILABS [Silicon Laboratories]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI52147-A01AGMR
Manufacturer:
SILICON
Quantity:
1 000
Part Number:
SI52147-A01AGMR
0
PCI-E
C
Features
Applications
Description
The Si52147 is a spread-controlled PCIe clock generator that can source
nine PCIe clocks simultaneously. The device has six hardware output
enable control inputs for enabling the respective differential outputs on the
fly while powered on along with the hardware spread control for EMI
reduction.
Functional Block Diagram
Preliminary Rev. 0.1 12/11
CKPWRGD/PDB
PCI-Express Gen 1, Gen 2, &
Gen 3 compliant
Low power push-pull type
differential output buffers
Integrated resistors on differential
clocks
Output enable pin for all clocks
Hardware selectable spread
control
Nine PCI-Express clocks
Network attached storage
Multi-function printer
L O C K
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
XIN/CLKIN
OE [8:0]
SDATA
XOUT
SSON
SCLK
XPRESS
G
Control & Memory
Control
ENERATOR
RAM
G
(SSC)
EN
PLL1
Copyright © 2011 by Silicon Laboratories
1, G
25 MHz crystal input or clock
input
I
capabilities
Triangular spread spectrum
profile for maximum
electromagnetic interference
(EMI) reduction
Industrial temperature:
–40 to 85
3.3 V power supply
48-pin QFN package
Wireless access point
Routers
2
C support with readback
Divider
EN
o
C
2, & G
DIFF0
DIFF1
DIFF2
DIFF3
DIFF4
DIFF5
DIFF6
DIFF7
DIFF8
EN
3 N
Patents pending
Notes:
1. Internal 100 kohm pull-up.
2. Internal 100 kohm pull-down.
VSS_PLL3
VSS_PLL4
OE[4:5]
OE[6:8]
SSON
OE3
VDD
OE0
OE1
OE2
VDD
VDD
1
1
1
1
1
2
1
10
11
12
1
2
3
4
5
6
7
8
9
Ordering Information:
IN E
13
48
Pin Assignments
47
14
S i 5 2 1 4 7
15
46
See page 20.
45
16
O
17
44
18
43
GND
49
UTPUT
19
42
20
41
40
21
22
39
38
23
37
24
Si52147
36
35
34
33
32
31
30
29
28
27
26
25
DIFF8
DIFF8
VDD
DIFF7
DIFF6
VDD
DIFF4
DIFF7
DIFF6
DIFF5
DIFF5
DIFF4

Related parts for SI52147

SI52147 Summary of contents

Page 1

... Multi-function printer  Description The Si52147 is a spread-controlled PCIe clock generator that can source nine PCIe clocks simultaneously. The device has six hardware output enable control inputs for enabling the respective differential outputs on the fly while powered on along with the hardware spread control for EMI reduction ...

Page 2

... Si52147 2 Preliminary Rev. 0.1 ...

Page 3

... PDB (Power down) Assertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2.4. PDB Deassertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2.5. OE Clarification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2.6. OE Assertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2.7. OE Deassertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2.8. SSON Clarification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 3. Test and Measurement Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 4. Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 4.1. Serial Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 4.2. Data Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 5. Pin Descriptions: 48-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Preliminary Rev. 0.1 Si52147 Page 3 ...

Page 4

... Si52147 1. Electrical Specifications Table 1. DC Electrical Specifications Parameter Symbol 3.3 V Operating Voltage VDD core 3.3 V Input High Voltage 3.3 V Input Low Voltage Input High Voltage V Input Low Voltage V Input High Leakage Current Input Low Leakage Current 3.3 V Output High Voltage (SE) 3.3 V Output Low Voltage (SE) ...

Page 5

... High Band,1.5 MHz < F < Nyquist Includes PLL BW 2–4 MHz, GEN3 CDR = 10 MHz Measured differential ACC /T Measured differentially from R F ±150 mV HIGH LOW Preliminary Rev. 0.1 Si52147 Min Typ Max — — 250 47 — 53 and 0.5 — 4.0 DD — — 250 — ...

Page 6

... Si52147 Table 3. Absolute Maximum Conditions Parameter Main Supply Voltage Input Voltage Temperature, Storage Temperature, Operating Ambient Temperature, Junction Dissipation, Junction to Case Dissipation, Junction to Ambient ESD Protection (Human Body Model) Flammability Rating Moisture Sensitivity Level Note: While using multiple power supplies, the voltage on any input or I/O pin cannot exceed the power pin during power-up. ...

Page 7

... Trim capacitors are calculated to provide equal capacitive loading on both sides. Table 4. Crystal Recommendations Shunt Motional Cap (max) (max) 12– 0.016 pF Figure 2. Crystal Loading Example Preliminary Rev. 0.1 Si52147 Tolerance Stability Aging (max) (max) (max) 35 ppm 30 ppm 5 ppm 7 ...

Page 8

... Si52147 Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2. Load Capacitance (each side – (Cs + Ci) Total Capacitance (as seen by the crystal CLe ( 1 + Ce1 + Cs1 + Ci1 Ce2 + Cs2 + Ci2 CL: Crystal load capacitance  CLe: Actual loading seen by crystal using standard value trim capacitors  ...

Page 9

... " Figure 3. 0.7 V Differential Load Configuration Figure 4. Differential Output Signals (for AC Parameters Measurement 0 0 Preliminary Rev. 0.1 Si52147 ...

Page 10

... Si52147 V MIN Figure 5. Single-ended Measurement for Differential Output Signals 10 = –0.30V V = –0.30V MIN (for AC Parameters Measurement) Preliminary Rev. 0.1 ...

Page 11

... Acknowledge from slave 37:30 Byte Count from slave–8 bits 38 Acknowledge 46:39 Data byte 1 from slave–8 bits 47 Acknowledge 55:48 Data byte 2 from slave–8 bits 56 Acknowledge .... Data bytes from slave/Acknowledge .... Data Byte N from slave–8 bits .... NOT Acknowledge .... Stop Preliminary Rev. 0.1 Si52147 Description 11 ...

Page 12

... Si52147 Table 6. Byte Read and Byte Write Protocol Byte Write Protocol Bit Description 1 Start 8:2 Slave address–7 bits 9 Write 10 Acknowledge from slave 18:11 Command Code–8 bits 19 Acknowledge from slave 27:20 Data byte–8 bits 28 Acknowledge from slave 29 Stop 12 Byte Read Protocol Bit ...

Page 13

... DIFF1_OE Output Enable for DIFF1. 0: Output disabled. 1: Output enabled. 1 DIFF2_OE Output Enable for DIFF2. 0: Output disabled. 1: Output enabled. 0 DIFF3_OE Output Enable for DIFF3. 0: Output disabled. 1: Output enabled R/W R/W R/W Function DIFF0_OE R/W R/W R/W Function Preliminary Rev. 0.1 Si52147 R/W R/W R DIFF1_OE DIFF2_OE DIFF3_OE R/W R/W R/W 13 ...

Page 14

... Si52147 Control Register 2. Byte 2 Bit D7 D6 DIFF4_OE DIFF5_OE Name R/W R/W Type Reset settings = 11111000 Bit Name 7 DIFF4_OE Output Enable for DIFF4. 0: Output disabled. 1: Output enabled. 6 DIFF5_OE Output Enable for DIFF5. 0: Output disabled. 1: Output enabled. 5 DIFF6_OE Output Enable for DIFF6. 0: Output disabled. 1: Output enabled. ...

Page 15

... Type Reset settings = 00001000 Bit Name 7:4 Rev Code[3:0] Program Revision Code. Vendor ID[3:0] 3:0 Vendor Identification Code. Control Register 4. Byte 4 Bit D7 D6 Name R/W R/W Type Reset settings = 00000110 Bit Name 7:0 BC[7:0] Byte Count Register R/W R/W R/W Function BC[7:0] R/W R/W R/W Function Preliminary Rev. 0.1 Si52147 Vendor ID[3:0] R/W R/W R R/W R/W R/W 15 ...

Page 16

... Si52147 Control Register 5. Byte 5 Bit D7 D6 Name DIFF_Amp_Sel DIFF_Amp_Cntl[2] DIFF_Amp_Cntl[1] DIFF_Amp_Cntl[0] R/W R/W Type Reset settings = 11011000 Bit Name 7 DIFF_Amp_Sel 6 DIFF_Amp_Cntl[2] 5 DIFF_Amp_Cntl[1] 4 DIFF_Amp_Cntl[0] 3:0 Reserved 16 D5 R/W Function Amplitude Control for DIFF Differential Outputs. 0: Differential outputs with Default amplitude. 1: Differential outputs amplitude is set by Byte 5[6:4]. DIFF Differential Outputs Amplitude Adjustment. ...

Page 17

... Description 3.3 V input to disable DIFF0 (internal 100 k pull-up). Refer to Table 1 on page 4 for OE specifications. 3.3 V input to disable DIFF1 (internal 100 k pull-up). Refer to Table 1 on page 4 for OE specifications. 100 k pull-down) Preliminary Rev. 0.1 Si52147 38 37 DIFF8 36 DIFF8 35 34 VDD DIFF7 33 ...

Page 18

... Si52147 Table 7. Part Number 48-Pin QFN Descriptions Pin # Name Type GND Ground 7 VSS I,PU 8 OE2 I,PU 9 OE3 I,PU 10 OE[4:5] I,PU 11 OE[6:8] PWR 3.3 V Power Supply 12 VDD PWR 3.3 V Power Supply 13 VDD O, DIF 0.7 V, 100 MHz differential clock 14 DIFF0 O, DIF 0.7 V, 100 MHz differential clock 15 DIFF0 VSS 16 VSS O, DIF 0.7 V, 100 MHz differential clock ...

Page 19

... Description SMBus compatible SCLOCK SMBus compatible SDATA down (PDB) and disabling all outputs (internal 100 k pull-up). 25.00 MHz Crystal output, Float XOUT if using only CLKIN (Clock input) 25.00 MHz Crystal input or 3 MHz Clock Input No Connect No Connect No Connect No Connect Preliminary Rev. 0.1 Si52147 19 ...

Page 20

... Si52147 6. Ordering Guide Part Number Lead-free Si52147-A01AGM Si52147-A01AGMR 20 Package Type 48-pin QFN 48-pin QFN—Tape and Reel Preliminary Rev. 0.1 Temperature Industrial, – C Industrial, – C ...

Page 21

... Package Outline Figure 6 illustrates the package details for the Si52147. Table 8 lists the values for the dimensions shown in the illustration. Figure 6. 48-Pin Quad Flat No Lead (QFN) Package Table 8. Package Diagram Dimensions Symbol aaa bbb ccc ddd Notes: 1 ...

Page 22

... Si52147 C I ONTACT NFORMATION Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request. The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. ...

Related keywords