UPD6124AGS NEC [NEC], UPD6124AGS Datasheet - Page 15

no-image

UPD6124AGS

Manufacturer Part Number
UPD6124AGS
Description
4-BIT SINGLE-CHIP MICROCONTROLLER FOR REMOTE CONTROL TRANSMISSION
Manufacturer
NEC [NEC]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD6124AGS-740
Manufacturer:
NEC
Quantity:
948
Part Number:
UPD6124AGS-A61-T1
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD6124AGS-B32
Manufacturer:
HIT
Quantity:
21
Part Number:
UPD6124AGS-B39
Manufacturer:
TEXAS
Quantity:
600
Part Number:
UPD6124AGS-B47
Manufacturer:
SHARP
Quantity:
800
Part Number:
UPD6124AGS-B47-E1
Manufacturer:
NEC
Quantity:
3 500
Part Number:
UPD6124AGS-B59
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD6124AGS-B97
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD6124AGS-E66
Manufacturer:
NEC
Quantity:
20 000
Part Number:
UPD6124AGS-E87
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD6124AGS-E95
Manufacturer:
NEC
Quantity:
20 000
14. STANDBY FUNCTION (HALT INSTRUCTION)
when not executing the program. Clock oscillation can be stopped in the standby mode (STOP mode).
memory are all retained.
14.1
Therefore, operations requiring the system clock will stop.
will be initiated, after the timer count down operation is completed.
14.2
14.3
Remark
The PD6600A is provided with the standby mode (HALT instruction), in order to reduce the power consumption,
In the standby mode, the program execution stops. However, the contents of the internal registers and the data
In the STOP mode, the operation of the system clock generator (ceramic resonator oscillation circuit) stops.
If the HALT instruction is executed during timer operation, the program counter stops. The oscillation stop mode
The CPU stops its operation, until the HALT release condition is satisfied.
The system clock operation continues in this mode.
(1)
(2)
(3)
(4)
STOP MODE (OSCILLATION STOP HALT INSTRUCTION)
HALT MODE (OSCILLATION CONTINUE HALT INSTRUCTION)
STANDBY RELEASE CONDITIONS
S-IN input
K
K
Timer count down operation completion
0/1
D
I/O
I
0
input
3
input
Releasing condition:
Either high level or low level can be specified for setting a release condition by input.
D
0
0
0
0
2
D
0
0
1
1
1
D
Table 14-1. Standby Mode Releasing Condition
0
1
0
1
0
“0”···Low level detection
“1”···High level detection
Releasing
Condition
Timer
S-IN
K
K
I/O
I
When RL
always released.
Valid only in the IN mode.
Released when 0.
A is selected, the standby mode is
3
Remarks
PD6124A, 6600A
15

Related parts for UPD6124AGS