HEF40160BT Philips Semiconductors, HEF40160BT Datasheet
HEF40160BT
Available stocks
Related parts for HEF40160BT
HEF40160BT Summary of contents
Page 1
DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40161B MSI 4-bit synchronous binary counter with asynchronous reset Product specification File ...
Page 2
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset DESCRIPTION The HEF40161B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), an overriding asynchronous master reset (MR), four parallel data inputs ( three synchronous mode control inputs (parallel 0 3 enable (PE), count enable parallel (CEP) and count enable ...
Page 3
Acrobat reader. white to force landscape pages to be ... Fig.2 Logic diagram. ...
Page 4
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset Fig.3 Pinning diagram. HEF40161BP(N): 16-lead DIL; plastic (SOT38-1) HEF40161BD(F): 16-lead DIL; ceramic (cerdip) (SOT74) HEF40161BT(D): 16-lead SO; plastic (SOT109- Package Designator North America SYNCHRONOUS MODE SELECTION PE CEP CET ...
Page 5
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset AC CHARACTERISTICS input transition times SS amb Dynamic power dissipation per package (P) AC CHARACTERISTICS pF; input transition times SS amb L V Propagation delays HIGH to LOW 10 15 LOW to HIGH ...
Page 6
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset V Output transition times HIGH to LOW 10 15 LOW to HIGH CHARACTERISTICS pF; input transition times SS amb L V Minimum clock pulse width; LOW 10 15 Minimum MR pulse width; LOW 10 15 Recovery time ...
Page 7
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset V Maximum clock pulse frequency 10 15 Conditions PE = LOW HIGH 0 3 Fig.5 Waveforms showing minimum CP and MR pulse widths and recovery time. Condition HIGH. Fig.6 Waveforms showing set-up times and hold times for CEP and CET inputs ...
Page 8
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset Conditions PE = LOW MR = HIGH Fig.7 Waveforms showing set-up times and hold times for P Condition MR = HIGH Fig.8 Waveforms showing set-up times and hold times for PE input. Note Set-up and hold times are shown as positive values but may be specified as negative values. ...
Page 9
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset APPLICATION INFORMATION An example of an application for the HEF40161B is: Programmable binary counter. January 1995 Fig.9 Timing diagram. 9 Product specification HEF40161B MSI ...
Page 10
... Philips Semiconductors 4-bit synchronous binary counter with asynchronous reset NOTE On the TC outputs, glitches can occur during counting. In totally synchronous mode they will not have any adverse affect. However the TC output in asynchronous mode can cause problems. January 1995 Fig.10 Synchronous multi-stage counting scheme. ...