ICS9159-07 ICST [Integrated Circuit Systems], ICS9159-07 Datasheet

no-image

ICS9159-07

Manufacturer Part Number
ICS9159-07
Description
Manufacturer
ICST [Integrated Circuit Systems]
Datasheet
Frequency Generator for NexGen
General Description
The ICS9159-07 is a low-cost frequency generator designed
specifically for NexGen Nx586 systems. The integrated
buffer minimizes skew and provides the CPU clocks required
by the NexGen Nx586 microprocessor. A 14.318 MHz
XTAL oscil-lator provides the reference clock to generate
standard Nx586 frequencies. The CPU clock makes gradual
frequency transi-tions without violating the PLL timing of
internal microproc-essor clock multipliers.
Either synchronous (2XCPU/3) or asynchronous (32 MHz)
PCI bus operation can be selected. Green PC systems are
supported through doze mode.
Block Diagram
9159-07 Rev C 060697
Integrated
Circuit
Systems, Inc.
ICS reserves the right to make changes in the device data identified in this publication
without further notice. ICS advises its customers to obtain the latest version of all
device data to verify that any information being relied upon by the customer is current
and accurate.
Applications
Features
Three CPU clocks operate up to 65 MHz at 3.3V, plus
smooth transitions
Selection of nine frequencies, tristate
Seven BUS clocks support sync or async bus
operation
Integrated buffer outputs drive up to 10pF loads
3.13 to 5.25V (3.3±5%, 5.0±5%) supply range
28-pin SOIC package
Clock duty cycles 45/55
Ideal for NexGen Nx586 PCI-based motherboard designs
Nx586 Systems
NexGen is a trademark of NexGen Corporation.
ICS9159-07

Related parts for ICS9159-07

ICS9159-07 Summary of contents

Page 1

... Circuit Systems, Inc. Frequency Generator for NexGen General Description The ICS9159- low-cost frequency generator designed specifically for NexGen Nx586 systems. The integrated buffer minimizes skew and provides the CPU clocks required by the NexGen Nx586 microprocessor. A 14.318 MHz XTAL oscil-lator provides the reference clock to generate standard Nx586 frequencies ...

Page 2

... ICS9159-07 Pin Configuration 28-Pin SOIC Pin Descriptions PIN NUMBER PIN NAME TYPE 6,7, 9 CPU(0:2) 3, 11, 23 GND FS(0: VDD DOZE# 13 BSEL# 15, 16, 18 19, BCLK(0:6) 21, 22 GNDB 24 DISK 25 KEYBD 28 REF * Internally pulled-up. ** External pull-up resistor recommended due to dynamic coupling of adjacent CPU pins. ...

Page 3

... CPU Frequency (MHz 55.5 51 46 Tristate FS0 DZE CPU ( Tristate Actual Frequency (MHz) 64.98 60.03 55.50 51.00 46.53 42.00 37.48 35.00 10.00 Tristate 3 ICS9159-07 BUS 0:6 BSEL=1 BSEL=0 43 23.3 32 6.6 32 Tristate Tristate ...

Page 4

... ICS9159-07 Absolute Maximum Ratings Supply Voltage .......................................................................................................... 7.0 V Logic Inputs ....................................................................... GND –0 Ambient Operating Temperature ............................................................. 0°C to +70°C Storage Temper ature ........................................................................... –65°C to +150°C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied ...

Page 5

... INX Acquisition from 35 MHz MHz (first crossing) a1 (and 65 to 35). Acquisition from 10 MHz MHz (first crossing) a2 (and 65 to 10) From 1 st crossing acquisition to <1% settling. T SK1 T SK2 T CL=10pF VO=1.5V SK3S T SK4 T SK5 5 ICS9159-07 MIN TYP MAX UNITS - 0.9 1 0.8 1 1.5 2 1.4 2 -150 50 +150 ps 1 ...

Page 6

... ICS9159-07 Electrical Characteristics at 5.5V ° 4.5 – 5 – PARAMETER SYMBOL Input Low Voltage Input High Voltage Input Low Current Input High Current Input High Current Output I IH(OE) 2 Enable Pin 1 Output Low Current 1 Output High Current 1 Output Low Current 1 Output High Current ...

Page 7

... Acquisition from 35 MHz MHz (first crossing) a1 (and 65 to 35). Acquisition from 10 MHz MHz (first crossing) a2 (and 65 to 10) From 1 st crossing acquisition to <1% settling. T SK1 T SK2 T CL=10pF VO=1.5V SK3S T SK4 T SK5 7 ICS9159-07 MIN TYP MAX UNITS - 0.55 0. 0.52 0. 1.2 2 1.1 2 -150 50 +150 ps 1 ...

Page 8

... ICS9159-07 Typical Timing Diagram of Outputs Showing Skew Relationship Clock Singles Note that the skew is rising edge to rising edge. The CPU is runniing at VCO/2 and the BUS clock is runing at VCO/3 resulting in the output rising edges being coincident every 3rd pulse. 8 ...

Page 9

... ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all 9 device data to verify that any information being relied upon by the customer is current and accurate. ICS9159-07 LEAD COUNT 28L DIMENSIONL 0.704 ...

Related keywords