ADG707 AD [Analog Devices], ADG707 Datasheet - Page 6

• Manufacturer Part Number: ADG707
• Description: CMOS, 2.5ohm Low-Voltage, 8-/16-Channel Multiplexers
• Manufacturer: AD [Analog Devices]

V
V
I
I
GND
S
D
IN
V
R
∆R
R
I
I
I
V
V
I
C
A3
X
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
X = Don’t Care.
ADG706/ADG707
DD
SS
S
D
D
INL
DD
SS
D
INL
INH
ON
FLAT(ON)
S
, I
(OFF)
(OFF)
ON
(OFF)
(V
(I
S
INH
(ON)
S
)
)
A2
X
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Table I. ADG706 Truth Table
Most Positive Power Supply Potential.
Most Negative Power Supply in a Dual Sup-
ply Application. In single supply applications,
this should be tied to ground at the device.
Positive Supply Current.
Negative Supply Current.
Ground (0 V) Reference.
Source Terminal. May be an input or output.
Drain Terminal. May be an input or output.
Logic Control Input.
Analog Voltage on Terminals D, S.
Ohmic Resistance Between D and S.
On Resistance Match Between any Two Chan-
nels, i.e., R
Flatness is defined as the difference between
the maximum and minimum value of on
resistance as measured over the specified analog
signal range.
Source Leakage Current with the Switch
“OFF.”
Drain Leakage Current with the Switch “OFF.”
Channel Leakage Current with the Switch
“ON.”
Maximum Input Voltage for Logic “0.”
Minimum Input Voltage for Logic “1.”
Input Current of the Digital Input.
“OFF” Switch Source Capacitance. Measured
with reference to ground.
A1
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
A0
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
ON
max – R
EN
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
ON
min.
ON Switch
NONE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
TERMINOLOGY
C
C
C
t
t
t
t
Charge
Injection
Off Isolation
Crosstalk
Bandwidth
On Response
Insertion
Loss
A2
X
0
0
0
0
1
1
1
1
X = Don’t Care.
TRANSITION
ON
OFF
OPEN
D
D
IN
, C
(OFF)
(EN)
(EN)
S
(ON)
A1
X
0
0
1
1
0
0
1
1
Table II. ADG707 Truth Table
“OFF” Switch Drain Capacitance. Measured
with reference to ground.
“ON” Switch Capacitance. Measured with
reference to ground.
Digital Input Capacitance.
Delay Time Measured Between the 50% and
90% Points of the Digital Inputs and the Switch
“ON” Condition when Switching from One
Address State to Another.
Delay Time Between the 50% and 90% Points
of the EN Digital Input and the Switch “ON”
Condition.
Delay Time Between the 50% and 90% Points
of the EN Digital Input and the Switch “OFF”
Condition.
“OFF” Time Measured Between the 80%
Points of Both Switches when Switching from
One Address State to Another.
A Measure of the Glitch Impulse Transferred
from the Digital Input to the Analog Output
During Switching.
A Measure of Unwanted Signal Coupling
through an “OFF” Switch.
A Measure of Unwanted Signal which is
Coupled through from One Channel to
Another as a Result of Parasitic Capacitance.
The Frequency at which the Output Is
Attenuated by 3 dBs.
The Frequency Response of the “ON” Switch.
The Loss Due to the ON Resistance of the
Switch.
A0
X
0
1
0
1
0
1
0
1
EN
0
1
1
1
1
1
1
1
1
ON Switch Pair
NONE
1
2
3
4
5
6
7
8