74AC109 FAIRCHILD [Fairchild Semiconductor], 74AC109 Datasheet

no-image

74AC109

Manufacturer Part Number
74AC109
Description
Dual JK Positive Edge-Triggered Flip-Flop
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AC109
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74AC109E
Manufacturer:
HAR
Quantity:
23
Part Number:
74AC109PC
Manufacturer:
TI
Quantity:
43
Part Number:
74AC109PC
Manufacturer:
NS/国半
Quantity:
20 000
© 2000 Fairchild Semiconductor Corporation
74AC109 • 74ACT109
Dual JK Positive Edge-Triggered Flip-Flop
General Description
The AC/ACT109 consists of two high-speed completely
independent transition clocked JK flip-flops. The clocking
operation is independent of rise and fall times of the clock
waveform. The JK design allows operation as a D-Type
flip-flop (refer to AC/ACT74 data sheet) by connecting the J
and K inputs together.
Asynchronous Inputs:
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
FACT
Order Number
74AC109SC
74AC109SJ
74AC109MTC
74AC109PC
74ACT109SC
74AC109MTC
74ACT109PC
LOW input to S
LOW input to C
Clear and Set are independent of clock
Simultaneous LOW on C
both Q and Q HIGH
is a trademark of Fairchild Semiconductor Corporation.
D
D
Package Number
(Set) sets Q to HIGH level
(Clear) sets Q to LOW level
MTC16
MTC16
M16A
M16D
M16A
N16E
N16E
D
and S
D
makes
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-in-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DS009923
Features
Pin Descriptions
I
Outputs source/sink 24 mA
ACT109 has TTL-compatible inputs
CC
reduced by 50%
Package Description
J
CP
C
S
Q
1
D1
D1
1
, J
, Q
1
Pin Names
, S
, C
, CP
2
, K
2
D2
D2
, Q
1
2
, K
1
, Q
2
2
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
November 1988
Revised August 2000
Description
www.fairchildsemi.com

Related parts for 74AC109

74AC109 Summary of contents

Page 1

... Dual JK Positive Edge-Triggered Flip-Flop General Description The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together ...

Page 2

Logic Symbols Truth Table (each half HIGH Voltage Level  L LOW Voltage Level LOW-to-HIGH Transition X Immaterial Previous before LOW-to-HIGH Transition of ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 4

DC Electrical Characteristics for ACT Symbol Parameter V Minimum HIGH Level IH Input Voltage V Maximum LOW Level IL Input Voltage V Minimum HIGH Level OH Output Voltage V Maximum LOW Level OL Output Voltage I Maximum Input Leakage Current ...

Page 5

AC Operating Requirements for AC Symbol Parameter t Setup Time, HIGH or LOW Hold Time, HIGH or LOW Pulse Width ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow www.fairchildsemi.com Package Number M16A 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC16 8 ...

Page 9

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords