74AC175_07 FAIRCHILD [Fairchild Semiconductor], 74AC175_07 Datasheet
74AC175_07
Related parts for 74AC175_07
74AC175_07 Summary of contents
Page 1
Quad D-Type Flip-Flop Features ■ I reduced by 50% CC ■ Edge-triggered D-type inputs ■ Buffered positive edge-triggered clock ■ Asynchronous common reset ■ True and complement output ■ Outputs source/sink 24mA ■ ACT175 has TTL-compatible inputs Ordering ...
Page 2
Logic Symbol IEEE/IEC Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Functional Description The AC/ACT175 ...
Page 3
Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure ...
Page 4
DC Electrical Characteristics for AC Symbol Parameter V Minimum HIGH Level IH Input Voltage V Maximum LOW Level IL Input Voltage V Minimum HIGH Level OH Output Voltage V Maximum LOW Level OL Output Voltage (3) I Maximum Input IN ...
Page 5
DC Electrical Characteristics for ACT Symbol Parameter V Minimum HIGH Level IH Input Voltage V Maximum LOW Level IL Input Voltage V Minimum HIGH Level OH Output Voltage V Maximum LOW Level OL Output Voltage I Maximum Input IN Leakage ...
Page 6
AC Electrical Characteristics for AC Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay, PLH Propagation Delay, PHL Propagation Delay, t PLH MR to ...
Page 7
AC Electrical Characteristics for ACT Symbol Parameter f Maximum Clock MAX Frequency t Propagation Delay, PLH Propagation Delay, PHL Propagation Delay, PLH MR to ...
Page 8
Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 2. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number M16A 8 www.fairchildsemi.com ...
Page 9
Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number M16D 9 www.fairchildsemi.com ...
Page 10
Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 0.11 MTC16rev4 Figure 4. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 0.65 4.4±0.1 1.45 Package Number ...
Page 11
Physical Dimensions (Continued) Dimensions are in inches (millimeters) unless otherwise noted. Figure 5. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide ©1988 Fairchild Semiconductor Corporation 74AC175, 74ACT175 Rev. 1.4 Package Number N16E 11 www.fairchildsemi.com ...
Page 12
TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world. ActiveArray Bottomless Build ...