W25X10 WINBOND [Winbond], W25X10 Datasheet - Page 10

no-image

W25X10

Manufacturer Part Number
W25X10
Description
1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25X10ALSN1G
Manufacturer:
WINBOND
Quantity:
14 000
Part Number:
W25X10ALSNIG
Manufacturer:
HYNIX
Quantity:
429
Part Number:
W25X10ALZPIG
Manufacturer:
WINBOND
Quantity:
14 000
Part Number:
W25X10AVSNIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25X10AVSNIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25X10AVSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25X10AVSNIG
Quantity:
521
Part Number:
W25X10BLSNIG
Manufacturer:
ARTESYN
Quantity:
23
Part Number:
W25X10BVSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25X10CLNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25X10CLSNIG
Manufacturer:
VISHAY
Quantity:
3 001
Part Number:
W25X10CLSNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25X10CLSNIG
0
Part Number:
W25X10CLSNIG-TR
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25X10CLUXIG
0
9.2
Applications that use non-volatile memory must take into consideration the possibility of noise and
other adverse system conditions that may compromise data integrity. To address this concern the
W25X10/20/40/80 provides several means to protect data from inadvertent writes.
9.2.1
Upon power-up or at power-down the W25X10/20/40/80 will maintain a reset condition while VCC is
below the threshold value of V
reset, all operations are disabled and no instructions are recognized. During power-up and after the
VCC voltage exceeds V
delay of t
and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC
supply level at power-up until the VCC-min level and t
resister on /CS can be used to accomplish this.
After power-up the device is automatically placed in a write-disabled state with the Status Register
Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page
Program, Sector Erase, Chip Erase or Write Status Register instruction will be accepted. After
completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically
cleared to a write-disabled state of 0.
Software controlled write protection is facilitated using the Write Status Register instruction and setting
the Status Register Protect (SRP) and Block Protect (TB, BP2, BP1, and BP0) bits. These Status
Register bits allow a portion or all of the memory to be configured as read only. Used in conjunction
with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under
hardware control. See Status Register for further information.
Additionally, the Power-down instruction offers an extra level of write protection as all instructions are
ignored except for the Release Power-down instruction.
Device resets when VCC is below threshold.
Time delay write disable after Power-up.
Write enable/disable instructions.
Automatic write disable after program and erase.
Software write protection using Status Register.
Hardware write protection using Status Register and /WP pin.
Write Protection using Power-down instruction.
WRITE PROTECTION
Write Protect Features
PUW
. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase
WI
, all program and erase related instructions are further disabled for a time
WI
, (See Power-up Timing and Voltage Levels and Figure 20). While
W25X10, W25X20, W25X40, W25X80
- 10 -
VSL
time delay is reached. If needed a pull-up

Related parts for W25X10