AT45D041-JI ATMEL [ATMEL Corporation], AT45D041-JI Datasheet

no-image

AT45D041-JI

Manufacturer Part Number
AT45D041-JI
Description
4-Megabit 5-volt Only Serial DataFlash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
Features
Description
The AT45D041 is a 5-volt only, serial interface Flash memory suitable for in-system
reprogramming. Its 4,325,376 bits of memory are organized as 2048 pages of 264-
bytes each. In addition to the main memory, the AT45D041 also contains two data
buffers of 264-bytes each. The buffers allow receiving of data while a page in the main
memory is being reprogrammed. Unlike conventional Flash memories that are
accessed randomly with multiple address lines and a parallel interface, the DataFlash
uses a serial interface to sequentially access its data. The simple serial interface facil-
itates hardware layout, increases system reliability, minimizes switching noise, and
Pin Configurations
Pin Name
CS
SCK
SI
SO
WP
RESET
RDY/BUSY
RDY/BUSY
Single 4.5V - 5.5V Supply
Serial Interface Architecture
Page Program Operation
Two 264-Byte Data Buffers - Allows Receiving of Data while Reprogramming of
Internal Program and Control Timer
Fast Page Program Time - 7 ms Typical
80 s Typical Page to Buffer Transfer Time
Low Power Dissipation
10 MHz Max Clock Frequency
Hardware Data Protection Feature
Serial Peripheral Interface (SPI) Compatible – Modes 0 and 3
CMOS and TTL Compatible Inputs and Outputs
Commercial and Industrial Temperature Ranges
Non-Volatile Memory
- Single Cycle Reprogram (Erase and Program)
- 2048 Pages (264 Bytes/Page) Main Memory
- 15 mA Active Read Current Typical
- 20 A CMOS Standby Current Typical
RESET
VCC
GND
SCK
WP
NC
NC
NC
NC
NC
SO
CS
SI
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Function
Chip Select
Serial Clock
Serial Input
Serial Output
Hardware Page Write
Protect Pin
Chip Reset
Ready/Busy
TSOP Top View
Type 1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
Note: PLCC package pins 16
and 17 are DON’T CONNECT.
SCK
SO
NC
NC
NC
NC
NC
NC
SI
GND
SCK
NC
NC
SO
NC
NC
NC
NC
NC
NC
NC
CS
SI
5
6
7
8
9
10
11
12
13
PLCC
SOIC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
(continued)
29
28
27
26
25
24
23
22
21
VCC
NC
NC
WP
RESET
RDY/BUSY
NC
NC
NC
NC
NC
NC
NC
NC
WP
RESET
RDY/BUSY
NC
NC
NC
NC
NC
NC
4-Megabit
5-volt Only
Serial
DataFlash
AT45D041
0803C-D–6/97
1

Related parts for AT45D041-JI

AT45D041-JI Summary of contents

Page 1

... The AT45D041 is a 5-volt only, serial interface Flash memory suitable for in-system reprogramming. Its 4,325,376 bits of memory are organized as 2048 pages of 264- bytes each. In addition to the main memory, the AT45D041 also contains two data buffers of 264-bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed ...

Page 2

... FLASH MEMORY ARRAY BUFFER 2 (264 BYTES) I/O INTERFACE SI address bits and 32 don’t care bits. In the AT45D041, the first four address bits are reserved for larger density devices (see Notes on page 7), the next 11 address bits (PA10-PA0) specify the page address, and the next nine address bits (BA8-BA0) specify the starting byte address within the page. The 32 don’ ...

Page 3

... The loading of the opcode and the address bits is the same as described previously ...

Page 4

... The device density is indicated using bits 5, 4, and 3 of the status register. For the AT45D041, the three bits are 0, 1, and 1. The decimal value of these three binary bits does not equate to the device density; the three bits represent a ...

Page 5

... This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. AT45D041 - 4.5V to 5.5V 5 ...

Page 6

... XFR t Page Erase and Programming Time EP t Page Programming Time P Input Test Waveforms and Measurement Levels 2.4V AC DRIVING LEVELS 0.45V < (10 AT45D041 6 Condition CS, RESET CMOS levels MHz mA; V OUT I 2.1 mA ...

Page 7

AC Waveforms Two different timing diagrams are shown below. Waveform 1 shows the SCK signal being low when CS makes a high- to-low transition, and Waveform 2 shows the SCK signal being high when CS makes a high-to-low transition. Both ...

Page 8

... Buffer Write CS SI CMD Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page Each transition represents 8 bits and 8 clock cycles AT45D041 8 FLASH MEMORY ARRAY MAIN MEMORY PAGE PROGRAM THROUGH BUFFER 2 MAIN MEMORY PAGE PROGRAM THROUGH BUFFER 1 I/O INTERFACE ...

Page 9

... BUFFER 1 BUFFER 1 (264 BYTES) BUFFER 1 READ Main Memory Page Read CS SI CMD PA10-7 SO Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer Buffer Read Each transition represents 8 bits and 8 clock cycles FLASH MEMORY ARRAY ...

Page 10

... COMMAND OPCODE Buffer Read CS SCK 1 2 tSU COMMAND OPCODE Status Register Read CS SCK 1 2 tSU HIGH-IMPEDANCE SO AT45D041 HIGH-IMPEDANCE HIGH-IMPEDANCE COMMAND OPCODE ...

Page 11

... Detailed Bit-Level Read Timing – Inactive Clock Polarity High Main Memory Page Read CS SCK 1 2 tSU COMMAND OPCODE Buffer Read CS SCK 1 2 tSU COMMAND OPCODE Status Register Read CS SCK tSU HIGH-IMPEDANCE ...

Page 12

... • • • X (64th bit) AT45D041 12 Table 1 Main Memory Main Memory Page to Buffer 1 Page to Buffer 2 Page to Buffer 1 Transfer Transfer Opcode 53H 55H ...

Page 13

... Table 2 Buffer 2 to Main Main Main Memory Memory Memory Page Page Page Program Program Program without Through Through Built-In Buffer 1 Buffer 2 Erase Opcode 89H 82H 85H ...

Page 14

... A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation. 3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array. AT45D041 14 START provide address and data ...

Page 15

... MAIN MEMORY PAGE PROGRAM (82H, 85H) Notes preserve data integrity, each page of the DataFlash memory array must be updated/rewritten at least once within every 10,000 cumulative page erase/program operations Page Address Pointer must be maintained to indicate which page rewritten. The Auto Page Rewrite com- mand must use the address specified by the Page Address Pointer ...

Page 16

... Wide, Plastic Gull-Wing Small Outline Package (SOIC) 28T 28-Lead, Plastic Thin Small Outline Package (TSOP) AT45D041 16 Ordering Code Package AT45D041-JC 32J AT45D041-RC 28R AT45D041-TC 28T AT45D041-JI 32J AT45D041-RI 28R AT45D041-TI 28T Package Type Operation Range Commercial ( Industrial (- ...

Related keywords