HCS12H FREESCALE [Freescale Semiconductor, Inc], HCS12H Datasheet

no-image

HCS12H

Manufacturer Part Number
HCS12H
Description
16-bit Microcontroller
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
Freescale Semiconductor
S12HFAMPP
Rev. 11.1, 17-Aug-2004
Product Brief
16-bit Microcontroller HCS12H
Family
Introduction
Designed for automotive instrumentation applications, all members of the MCS12H-Family of
microcontroller units (MCU) are composed of standard on-chip peripherals including a 16-bit central
processing unit (CPU12), up to 256K bytes of Flash EEPROM or ROM, up to 12K bytes of RAM, up to 4K
bytes of EEPROM on Flash parts, one or two asynchronous serial communications interfaces (SCI), a
serial peripheral interface (SPI), an IIC-bus interface (IIC), an 8-channel 16-bit timer (TIM), a 16-channel,
10-bit analog-to-digital converter (ADC), up to six-channel pulse width modulator (PWM), and up to two
CAN 2.0 A, B software compatible modules. In addition, they feature a 32x4 liquid crystal display (LCD)
controller/driver and a motor pulse width modulator (MC) consisting of up to 24 high current outputs suited
to drive up to six stepper motors, and on selected devices, up to four stepper stall detectors (SSD) to
simulataneously calibrate the pointer reset position of each motor. The MCS12H-Family has full 16-bit
data paths throughout. The inclusion of a PLL circuit allows power consumption and performance to be
adjusted to suit operational requirements. In addition to the I/O ports available in each module, up to 14
I/O ports are available with Key-Wake-Up capability from STOP or WAIT mode.
© Freescale Semiconductor, Inc., 2004. All rights reserved.
PRELIMINARY

Related parts for HCS12H

HCS12H Summary of contents

Page 1

... Freescale Semiconductor Product Brief 16-bit Microcontroller HCS12H Family Introduction Designed for automotive instrumentation applications, all members of the MCS12H-Family of microcontroller units (MCU) are composed of standard on-chip peripherals including a 16-bit central processing unit (CPU12 256K bytes of Flash EEPROM or ROM 12K bytes of RAM ...

Page 2

... Timer (TIM) – 16-bit main counter with 7-bit prescaler – Eight programmable input capture or output compare channels – Two 8-bit or one 16-bit pulse accumulators • six Pulse Width Modulator (PWM) channels 2 NOTE 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Freescale Semiconductor ...

Page 3

... Bus Speed (Only 9S12H256) – 50Mhz equivalent to 25Mhz Bus Speed (Except 9S12H256) • 80-Pin, 112-Pin or 144-Pin QFP package – I/O lines with 5V input and drive capability – 5V A/D converter inputs Freescale Semiconductor 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Feature Detail 3 ...

Page 4

... LQFP 112 LQFP 112 LQFP 112 LQFP QFP QFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY 32x4 24 28x4 24 28x4 24 32x4 16 32x4 ...

Page 5

... Port input only PAD = 7. 8 inputs provide Interrupt capability ( XIRQ). • Compatibility Considerations – Pins associated with Motors 0 and 5 should be left unconnected to ensure compatibility with versions featuring 4 Motors. Freescale Semiconductor 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Feature Detail 5 ...

Page 6

... IOC7 MOTOR5 KWH0 KWH1 KWH2 Supply pins KWH3 KWH4 KWH5 Pin KWH6 Interrupt KWH7 Logic KWJ0 KWJ1 KWJ2 KWJ3 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY VDDA VDDA VSSA VSSA VRH VRH VRL VRL AN00 PAD00 AN01 PAD01 AN02 PAD02 AN03 PAD03 ...

Page 7

... IOC0 FP25 IOC1 VDDA FP26 IOC2 FP27 IOC3 VSSA IOC4 Input Capture and IOC5 Output Compare IOC6 Timer IOC7 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Block Diagram VDDA1,2 VDDA Analog to VSSA VSSA1,2 Digital VRH VRH VRL VRL Converter AN0 KWAD0 AN8 ...

Page 8

... Pins shown in BOLD are not available in the 112 QFP package VDDM3 33 VSSM3 34 M5C0M/PW4 35 M5C0P/PW5 36 Figure 1. 144-Pin Package Signal Assignments for 9S12H256 8 9S12H256 144 LQFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY 108 PB5/ADDR5/DATA5/FP5 107 PB4/ADDR4/DATA4/FP4 106 PB3/ADDR3/DATA3/FP3 105 PB2/ADDR2/DATA2/FP2 104 PB1/ADDR1/DATA1/FP1 103 ...

Page 9

... M4C1M/PW2 23 M4C1P/PW3 24 VDDM3 25 VSSM3 26 M5C0M/PW4 27 M5C0P/PW5 28 Figure 2. 112-Pin Package Signal Assignments for 9S12H256, 3S12H256 and 3S12H192 Freescale Semiconductor 9S12H256, 9S12H128, 3S12H256, 3S12H192 112 LQFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Pin Assignments 84 PB5/ADDR5/DATA5/FP5 83 PB4/ADDR4/DATA4/FP4 82 PB3/ADDR3/DATA3/FP3 81 PB2/ADDR2/DATA2/FP2 80 PB1/ADDR1/DATA1/FP1 79 PB0/ADDR0/DATA0/FP0 78 PK0/XADDR14/BP0 77 PK1/XADDR15/BP1 76 PK2/XADDR16/BP2 ...

Page 10

... Signals shown in BOLD are not available in the 80 QFP package VSSM3 26 SCL/PWM5/PP5 27 SDA/PWM4/PP4 28 Figure 3. 112-Pin Package Signal Assignments for 9S12HZ256, 9S12HZ128, 3S12HZ128 and 3S12HN128 10 9S12HZ256, 9S12HZ128, 3S12HZ128, 3S12HN128 112 LQFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY 84 PB5/ADDR5/DATA5/FP5 83 PB4/ADDR4/DATA4/FP4 82 PB3/ADDR3/DATA3/FP3 81 PB2/ADDR2/DATA2/FP2 80 PB1/ADDR1/DATA1/FP1 79 PB0/ADDR0/DATA0/FP0 ...

Page 11

... Signals shown in BOLD are not available in the 80 QFP package PWM5/PP5 27 PWM4/PP4 28 Figure 4. 112-Pin Package Signal Assignments for 9S12HZ64, 9S12HN64, 3S12HZ64 and 3S12HN64 Freescale Semiconductor 9S12HZ64, 9S12HN64, 3S12HZ64, 3S12HN64 112 LQFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Pin Assignments 84 PB5/FP5 83 PB4/FP4 ...

Page 12

... M2C1M/M2SINM/PV2 13 M2C1P/M2SINP/PV3 14 M3C0M/M3COSM/PV4 15 M3C0P/M3COSP/PV5 16 M3C1M/M3SINM/PV6 17 M3C1P/M3SINP/PV7 18 PWM5/PP5 19 PWM4/PP4 20 Figure 5. 80-Pin Package Signal Assignments for 9S12HZ64, 9S12HN64, 3S12HZ32 and 3S12HN32 12 9S12HZ64, 9S12HN64, 3S12HZ32, 3S12HN32 80 QFP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY 60 PB5/FP5 59 PB4/FP4 58 PK0/XADDR14/BP0 57 PK1/XADDR15/BP1 56 PK2/XADDR16/BP2 55 PK3/XADDR17/BP3 54 VLCD 53 VSS1 52 VDD1 51 PAD6/KWAD6/AN6 50 PAD5/KWAD5/AN5 ...

Page 13

... Function 4: During MCU expanded modes of operation, the NOACC signal, when enabled, is used to indicate that the current bus cycle is an unused or “free” cycle. This signal will assert when the CPU is not using the bus. 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Pin Assignments Description ...

Page 14

... Function 3: In MCU expanded modes of operation, expanded address pins for the external bus. Function 1: Port L general purpose input or output pins.  Function 2: LCD frontplane segment driver output pins. Function 3: Analog inputs (ATD). 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Description Freescale Semiconductor ...

Page 15

... Function 2: Pulse Width Modulator (PWM) channel output pin. Function 1: General purpose input or output pin. Function 2: Pulse Width Modulator (PWM) channel output pin.  Function 3: Transmit pin of Serial Communication Inter- face 1 (SCI1). 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Pin Assignments Description 15 ...

Page 16

... Function 2: High current PWM output pins which can be used for motor drive. These pins interface to the coils of motor 0.  PWM output on M0C1M results in a positive current flow through coil 1 when M0C1P is driven to a logic high state. 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Description Freescale Semiconductor ...

Page 17

... PWM output on M4C0M results in a positive current flow through coil 0 when M4C0P is driven to a logic high state. Supply input pin for the LCD driver. Adjusting the voltage on  this pin will change the display contrast. 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Pin Assignments Description 17 ...

Page 18

... Supply input pins for input/output drivers. Tolerance = 5V ±  5%.   Core supply output pins. No load allowed except for bypass  capacitors.   Power supply input pin for voltage regulator. Nominal 5V 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Description Freescale Semiconductor ...

Page 19

... VECTORS $FFFF SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Memory Maps 1K Register Space Mappable to any 2K Boundary 4K Bytes EEPROM Initially overlapped by register space Mappable to any 4K Boundary 12K Bytes RAM $1000 Alignable to top ($1000 - $3FFF) ...

Page 20

... RAM $0000 - $07FF: 2K EEPROM (1K not visible) There is no mapping of EEPROM Flash on MC3S12HZ256. Figure 7. MC9(3)S12HZ256 User Configurable Memory Map 20 VECTORS SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY $0000 1K Register Space $03FF Mappable to any 2K Boundary $0800 2K Bytes EEPROM ...

Page 21

... The figure shows a useful map, which is not the map out of reset. After reset the map is: $0000 - $03FF: Register Space $0000 - $1FFF: 8K RAM (1K not visible) Figure 8. MC3S12HZ192 User Configurable Memory Map Freescale Semiconductor VECTORS SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Memory Maps $0000 1K Register Space $03FF Mappable to any 2K Boundary $2000 ...

Page 22

... RAM $0000 - $07FF: 2K EEPROM (1K not visible) There is no mapping of EEPROM Flash on MC3S12HZ(N)128. Figure 9. MC9(3)S12HZ(N)128 User Configurable Memory Map 22 VECTORS SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY $0000 1K Register Space $03FF Mappable to any 2K Boundary $0800 2K Bytes EEPROM ...

Page 23

... EEPROM mapped twice (not visible) There is no mapping of EEPROM Flash on MC3S12HZ(N)64 Figure 10. MC9(3)S12HZ(N)64 User Configurable Memory Map Freescale Semiconductor VECTORS SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Memory Maps $0000 1K Register Space $03FF Mappable to any 2K Boundary ...

Page 24

... The figure shows a useful map, which is not the map out of reset. After reset the map is: $0000 - $03FF: Register Space $0800 - $0FFF: 2K RAM Figure 11. MC3S12HZ(N)32 User Configurable Memory Map 24 VECTORS SPECIAL SINGLE CHIP 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY $0000 1K Register Space $03FF Mappable to any 2K Boundary $0800 2K Bytes RAM ...

Page 25

... SEATING PLANE θ 0.05 R2 θ R1 0.25 GAGE PLANE ( θ (Y) (Z) VIEW AB 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Mechanical Package Dimensions 140X VIEW Y NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. DIMENSIONS IN MILLIMETERS. 3. DATUMS DETERMINED AT THE SEATING PLANE, DATUM T. ...

Page 26

... VIEW AB θ 2 0.10 T 112X SEATING PLANE θ 0. GAGE PLANE (K) θ 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY 108X X= VIEW BASE METAL D 0. SECTION J1-J1 ° ROTATED 90 COUNTERCLOCKWISE NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14 ...

Page 27

... AND ARE DETERMINED AT DATUM PLANE -H-. 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. 16-bit Microcontroller HCS12H Family, Rev. 11.1 PRELIMINARY Mechanical Package Dimensions -A-,-B-,-D- ...

Page 28

How to Reach Us: USA/Europe/Locations not listed: Freescale Semiconductor Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130 Japan: Freescale Semiconductor Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569 Asia/Pacific: Freescale Semiconductor H.K. ...

Related keywords