AT87F52-12AC ATMEL [ATMEL Corporation], AT87F52-12AC Datasheet

no-image

AT87F52-12AC

Manufacturer Part Number
AT87F52-12AC
Description
8-Bit Microcontroller with 8K Bytes QuickFlash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
( I N T 1 ) P 3 . 3
( I N T 0 ) P 3 . 2
( R X D ) P 3 . 0
Features
Description
The AT87F52 is a low-power, high-performance CMOS 8-bit microcomputer with 8K
bytes of QuickFlash programmable read only memory. The device is manufactured
using Atmel’s high density nonvolatile memory technology and is compatible with the
industry standard 80C51 and 80C52 instruction set and pinout. The on-chip Quick-
Flash allows the program memory to be user programmed by a conventional nonvola-
tile memory programmer. By combining a versatile 8-bit CPU with QuickFlash on a
monolithic chip, the Atmel AT87F52 is a powerful microcomputer which provides a
highly flexible and cost effective solution to many embedded control applications.
Pin Configurations
( T X D ) P 3 . 1
( T 0 ) P 3 . 4
( T 1 ) P 3 . 5
I N D E X
C O R N E R
Compatible with MCS-51™ Products
8K Bytes of User Programmable QuickFlash™ Memory
Fully Static Operation: 0 Hz to 24 MHz
Three-Level Program Memory Lock
256 x 8-Bit Internal RAM
32 Programmable I/O Lines
Three 16-Bit Timer/Counters
Eight Interrupt Sources
Programmable Serial Channel
Low Power Idle and Power Down Modes
P 1 . 5
P 1 . 6
P 1 . 7
R S T
N C
1
2
3
4
5
6
7
8
9
1 0
1 1
4 4
1 2
4 3
1 3
4 2
1 4
4 1
1 5
TQFP
4 0
1 6
3 9
1 7
1 8
1 9
3 6
2 0
3 5
2 1
3 4
2 2
2 6
3 3
3 2
3 0
2 9
2 8
2 7
2 5
2 4
2 3
3 1
P 0 . 4 ( A D 4 )
P 0 . 5 ( A D 5 )
P 0 . 6 ( A D 6 )
P 0 . 7 ( A D 7 )
E A / V P P
A L E / P R O G
P 2 . 7 ( A 1 5 )
N C
P S E N
P 2 . 6 ( A 1 4 )
P 2 . 5 ( A 1 3 )
( I N T 0 ) P 3 . 2
( I N T 1 ) P 3 . 3
( R X D ) P 3 . 0
( T X D ) P 3 . 1
( T 2 E X ) P 1 . 1
( T 0 ) P 3 . 4
( T 1 ) P 3 . 5
( I N T 0 ) P 3 . 2
( I N T 1 ) P 3 . 3
I N D E X
C O R N E R
( R X D ) P 3 . 0
( T X D ) P 3 . 1
( W R ) P 3 . 6
( R D ) P 3 . 7
( T 2 ) P 1 . 0
( T 0 ) P 3 . 4
( T 1 ) P 3 . 5
P 1 . 6
P 1 . 7
P 1 . 5
R S T
X TA L 2
X TA L 1
N C
P 1 . 4
P 1 . 5
P 1 . 6
P 1 . 7
P 1 . 2
P 1 . 3
G N D
R S T
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
6
1 9
5
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 0
4
PDIP
3
2 1
PLCC
2 2
2
2 3
1
4 4
2 4
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
2 8
2 7
2 6
2 5
2 4
2 3
2 2
2 1
4 3
2 5
4 2
2 6
4 1
2 7
V C C
P 0 . 1 ( A D 1 )
P 0 . 2 ( A D 2 )
P 0 . 3 ( A D 3 )
P 0 . 4 ( A D 4 )
P 0 . 5 ( A D 5 )
P 0 . 6 ( A D 6 )
P 0 . 7 ( A D 7 )
E A / V P P
A L E / P R O G
P S E N
P 2 . 7 ( A 1 5 )
P 2 . 6 ( A 1 4 )
P 2 . 5 ( A 1 3 )
P 2 . 4 ( A 1 2 )
P 2 . 3 ( A 1 1 )
P 2 . 0 ( A 8 )
(continued)
P 0 . 0 ( A D 0 )
P 2 . 2 ( A 1 0 )
P 2 . 1 ( A 9 )
4 0
2 8
3 9
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
P 0 . 4 ( A D 4 )
P 0 . 5 ( A D 5 )
P 0 . 6 ( A D 6 )
P 0 . 7 ( A D 7 )
E A / V P P
N C
A L E / P R O G
P S E N
P 2 . 7 ( A 1 5 )
P 2 . 6 ( A 1 4 )
P 2 . 5 ( A 1 3 )
8-Bit
Microcontroller
with 8K Bytes
QuickFlash
AT87F52
Rev. 1011A–02/98
1

Related parts for AT87F52-12AC

AT87F52-12AC Summary of contents

Page 1

... Flash allows the program memory to be user programmed by a conventional nonvola- tile memory programmer. By combining a versatile 8-bit CPU with QuickFlash on a monolithic chip, the Atmel AT87F52 is a powerful microcomputer which provides a highly flexible and cost effective solution to many embedded control applications. ...

Page 2

... Block Diagram V CC GND RAM ADDR. REGISTER B REGISTER PSEN TIMING ALE/PROG INSTRUCTION AND REGISTER CONTROL RST OSC AT87F52 2 P0.0 - P0.7 PORT 0 DRIVERS PORT 2 PORT 0 RAM LATCH LATCH ACC TMP2 TMP1 ALU INTERRUPT, SERIAL PORT, AND TIMER BLOCKS PSW PORT 1 LATCH PORT 1 DRIVERS P1 ...

Page 3

... QuickFlash, 256 bytes of RAM, 32 I/O lines, three 16-bit timer/counters, a six-vector two-level interrupt archi- tecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT87F52 is designed with static logic for operation down to zero frequency and sup- ports two software selectable power saving modes. The ...

Page 4

... PSEN Program Store Enable is the read strobe to external pro- gram memory. When the AT87F52 is executing code from external pro- gram memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. ...

Page 5

... When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow. Data Memory The AT87F52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space ...

Page 6

... Timer 0 and 1 Timer 0 and Timer 1 in the AT87F52 operate the same way as Timer 0 and Timer 1 in the AT87F51. Timer 2 Timer 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). ...

Page 7

Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit ...

Page 8

... C/ PIN Figure 4. Timer 2 in Baud Rate Generator Mode NOTE: OSC. FREQ. IS DIVIDED BY 2, NOT 12 ÷ 2 OSC C/ C/ PIN TRANSITION DETECTOR T2EX PIN AT87F52 8 (DOWN COUNTING RELOAD VALUE) 0FFH 0FFH OVERFLOW TH2 TL2 CONTROL TR2 RCAP2H RCAP2L (UP COUNTING RELOAD VALUE) TH2 ...

Page 9

Baud Rate Generator Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the ...

Page 10

... RCAP2H and RCAP2L. Interrupts The AT87F52 has a total of six interrupt vectors: two exter- nal interrupts (INT0 and INT1), three timer interrupts (Tim- ers 0, 1, and 2), and the serial port interrupt. These inter- rupts are all shown in Figure 6 ...

Page 11

Oscillator Characteristics XTAL1 and XTAL2 are the input and output, respectively inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 7. Either a quartz crystal or ceramic resonator may be used. ...

Page 12

... Program Memory Lock Bits The AT87F52 has three lock bits that can be left unpro- grammed (U) or can be programmed (P) to obtain the addi- tional features listed in the following table. Lock Bit Protection Modes Program Lock Bits LB1 LB2 LB3 Protection Type program lock features ...

Page 13

Programming Interface Every code byte in the QuickFlash array can be pro- grammed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion. QuickFlash Programming Modes Mode ...

Page 14

... Figure 10. Verifying the QuickFlash Memory + ADDR. OOOOH/1FFFH PGM P0 DATA ALE PROG SEE FLASH PROGRAMMING MODES TABLE 3-24 MHz RST V IH PSEN PP +5V AT87F52 PGM DATA P0 P2.0 - P2.4 (USE 10K A8 - A12 PULLUPS) P2.6 P2.7 ALE P3.6 P3.7 XTAL 2 EA XTAL1 RST GND PSEN Min Max Units 11 ...

Page 15

QuickFlash Programming and Verification Waveforms P1.0 - P1.7 P2.0 - P2.4 PORT 0 ALE/PROG EA/V PP P2.7 (ENABLE) P3.4 (RDY/BSY) PROGRAMMING ADDRESS DATA DVGL GHDX t AVGL t SHGL t GLGH V PP (2) t EHSH t ...

Page 16

... Port Ports Maximum total I for all output pins exceeds the test condition than the listed test conditions. 2. Minimum V for Power Down is 2V. CC AT87F52 16 *NOTICE: = -40°C to 85°C and Condition (Except EA) (Except XTAL1, RST) (XTAL1, RST ...

Page 17

AC Characteristics Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF. External Program and Data Memory Characteristics Symbol Parameter 1/t Oscillator Frequency CLCL t ALE Pulse ...

Page 18

... External Program Memory Read Cycle t LHLL ALE t AVLL PSEN PORT 0 PORT 2 External Data Memory Read Cycle t LHLL ALE PSEN RD t AVLL PORT FROM RI OR DPL PORT 2 P2 A15 FROM DPH AT87F52 18 t LLIV t LLPL t PLIV t PLAZ t PXIZ t LLAX t PXIX INSTR IN t AVIV A8 - A15 ...

Page 19

External Data Memory Write Cycle t LHLL ALE PSEN WR t AVLL PORT FROM RI OR DPL PORT 2 P2 A15 FROM DPH External Clock Drive Waveforms t CHCX V - ...

Page 20

... CC 0 TEST POINTS 0 0.45V Note Inputs during testing are driven at V for a logic 1 and 0.45V for a logic 0. Timing mea- surements are made at V max. for a logic 0. AT87F52 20 = 5.0V 20% and Load Capacitance = 80 pF MHz Osc Min 1.0 700 ...

Page 21

... Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) 44J 44 Lead, Plastic J-Leaded Chip Carrier (PLCC) 40P6 40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Ordering Code AT87F52-12AC AT87F52-12JC AT87F52-12PC AT87F52-12AI AT87F52-12JI AT87F52-12PI AT87F52-16AC AT87F52-16JC AT87F52-16PC AT87F52-16AI AT87F52-16JI AT87F52-16PI ...

Page 22

... SEATING PLANE .161(4.09) .125(3.18) .065(1.65) .110(2.79) .041(1.04) .090(2.29) .630(16.0) .590(15.0) .012(.305) .008(.203) .690(17.5) .610(15.5) AT87F52 22 44J, 44-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) .032(.813) .026(.660) .050(1.27) TYP PIN 1 .566(14.4) .530(13.5) .090(2.29) MAX .005(.127) MIN ...

Related keywords