W90N740CD WINBOND [Winbond], W90N740CD Datasheet
W90N740CD
Available stocks
Related parts for W90N740CD
W90N740CD Summary of contents
Page 1
ARM7TDMI Reference Manual W90N740 Reference Manual W90N740 -Based Micro-Controller Publication Release Date: May 9, 2003 - 1 - Revision A2 ...
Page 2
The information described in this document is the exclusive intellectual property of Winbond Electronics Corporation and shall not be reproduced without permission from Winbond. Winbond is providing this document only for reference purposes of W90N740-based system design. Winbond assumes no ...
Page 3
Table of Contents- 1. GENERAL DESCRIPTION ............................................................................................................ 4 2. FEATURES .................................................................................................................................... 4 3. BLOCK DIAGRAM ......................................................................................................................... 8 4. PIN CONFIGURATION .................................................................................................................. 9 4.1. Pin Assignment ..................................................................................................................... 10 5. PIN DESCRIPTION...................................................................................................................... 13 6. ELECTRICAL CHARACTERISTICS............................................................................................ 17 6.1. Absolute Maximum Ratings (To ...
Page 4
GENERAL DESCRIPTION The W90N740 micro-controller is 16/32 bit, ARM7TDMI well as embedded applications. An integrated dual Ethernet MAC, the W90N740, is designed for use in broadband routers, wireless access points, residential gateways and LAN camera. The W90N740N is built ...
Page 5
External Bus Interface (EBI) • External I/O Control with 8/16/32 bit external data bus • Cost-effective memory-to-peripheral DMA interface • SDRAM Controller supports external SDRAM & the maximum size of each device is 32MB • ROM/FLASH & ...
Page 6
USB Host Controller • USB 1.1 compatible • Open Host Controller Interface (OHCI) 1.0 compatible. • Supports both low-speed (1.5 Mbps) and full-speed (12Mbps) USB devices. • Built-in DMA for real-time data transfer UART • One UART (serial I/O) blocks ...
Page 7
On-Chip PLL • One PLL for both CPU and USB host controller • The external clock can be multiplied by on-chip PLL to provide high frequency system clock • Programmable clock frequency, and the input frequency range is 3-30MHz; 15MHz ...
Page 8
BLOCK DIAGRAM W90N740 JTAG ARM7TDMI ICE PLL SDRAM EBI Bus ROM Flash RAM PCMCIA IO Dev USB Device Controller 0 W90N740 Reference Manual TDMI Bus Wrapper Clock AHB Controller Arbiter AHB APB Decoder Bridge External Bus Controller GDMA Controller ...
Page 9
PIN CONFIGURATION 175 170 TX1D0 TX1D1 TX1D2 TX1D3 TX1EN 5 COL1 CRS1 MDIO1 VSS33 MDC1 10 TX1CLK VDD33 GP0 GP1 GP2 15 GP3 GP12/nWDOG GP13/TIMER0 GP14/TIMER1 20 TMS TDI VDD18 VSS18 TDO TCK 25 nTRST nRESET GP15/nXDACK GP16/nXDREQ EMACK ...
Page 10
Pin Assignment Clock & Reset EXTAL XTAL MCLK nRESET TAP Interface TCK TMS TDI TDO nTRST External Bus Interface A [24:22] A [21:0] D [31:16] D [15:0] nWBE [3:0]/ SDQM [3:0] nSCS[1:0] NSRAS NSCAS NSWE MCKE NC NC EMREQ ...
Page 11
Pins Assignment, Continued Ethernet Interface (0) MDC0 MDIO0 COL0 / CRS0 / R1B_CRSDV TX0_CLK TX0D [3:0] / R1B_TXD [1:0], R0_TXD [1:0] TX0_EN / R0_TXEN RX0_CLK / R0_REFCLK RX0D [3:0] / R1B_RXD [1:0], R0_RXD [1:0] RX0_DV / R0_CRSDV RX0_ERR Ethernet Interface ...
Page 12
Pins Assignment, Continued USB Interface DP DN Miscellaneous GP [20:17] / nIRQ [3:0] GP16 / nXDREQ GP15 /nXDACK GP14 / TIMER1/ SPEED GP13 / TIMER0/ STDBY GP12 /nWDOG GP11 /RxD GP10 /TxD GP9/nDSR/nTOE GP8 /nDTR/FSE0 GP7 /nCD / VO GP6 ...
Page 13
PIN DESCRIPTION PIN NAME IO TYPE System Clock & Reset EXTAL I XTAL O MCLK O nRESET I TAP Interface TCK ID TMS IU TDI IU TDO O nTRST IU External Bus Interface A [24:22 [21:0] IO ...
Page 14
Pins Description, Continued PIN NAME IO TYPE Ethernet Interface (0) MII Management Data Clock for Ethernet the reference clock of MDIO0. Each MDC0 O MDIO0 data will be latched at the rising edge of MDC0 clock. MII ...
Page 15
Pins Description, Continued PIN NAME IO TYPE Ethernet Interface (1) MDC1 O MDIO1 IOU COL1 IU CRS1 IU TX1_CLK IU TX1D [3: R1A_TXD [1:0] TX1_EN/ O R1A_TXEN RX1_CLK / IU R1A_REFCLK RX1D [3: R1A_RXD[1:0] RX1_DV/ IU ...
Page 16
Pins Description, Continued NAME IO TYPE USB Interface Miscellaneous GP[20:17] / nIRQ[3:0] IO GP16 / nXDREQ IO GP15 /nXDACK IO GP14 / IO TIMER1/SPEED GP13 / IO TIMER0/STDBY GP12 /nWDOG IO GP11 /RxD IO GP10 /TxD ...
Page 17
ELECTRICAL CHARACTERISTICS 6.1. Absolute Maximum Ratings (To Be Added) Ambient Temperature .................................……………............................. Storage Temperature ..................................................…….................... Voltage on Any Pin ...............................................................…….......... Power Supply Voltage (Core logic) ..............................…...........………..….. Power Supply Voltage (IO Buffer) ...............................…...........………..….. Injection Current (latch-up testing) ..............................................……….. Crystal Frequency ...
Page 18
DC Characteristics 6.2.1. Digital DC Characteristics (To Be Added) SYMBOL V 33/ DD Power Supply USBVDD V 18/ DD DVDD18/ Power Supply AVDD18 V Input Low Voltage IL V Input High Voltage IH VT+ Schmitt Trigger positive-going threshold VT- ...
Page 19
AC Characteristics 6.3.1. EBI/SDRAM Interface AC Characteristics MCLK D[31:0] 1.5V 1.5V MCLK T DO Output 1.5V Delay SYMBOL D [31:0] Setup Time T DSU T D [31:0] Hold Time DH D [31:0], A [24:0], nSCS [1:0], SDQM [3:0], CKE, ...
Page 20
EBI/External Master Interface AC Characteristics MCLK EMREQ T EMSU EMACK SYMBOL EMREQ Setup Time T EMSU EMREQ Hold Time T EMH EMACK Output Delay Time T EMAO W90N740 Reference Manual T EMH T EMAO DESCRIPTION - ...
Page 21
EBI/(ROM/SRAM/External I/O) AC Characteristics MCLK T NECSO nECS[3:0] T ADDO A[24:0] nOE D[31:0] nWAIT nWBE[3:0] D[31:0] (To Be Added) SYMBOL Address Output Delay Time T ADDO T ROM/SRAM/Flash or External I/O Chip Select Delay Time NCSO T ROM/SRAM or ...
Page 22
USB Transceiver AC Characteristics Full Speed 20ns PERIOD Differential Data Lines T PERIOD Differential Data Lines W90N740 Reference Manual Rise Time 90 Differential Data Lines 10 50pF ...
Page 23
T Differential Data Lines USB Transceiver AC Characteristics (To Be Added) SYMBOL DESCRIPTION T Rise Time R T Fall Time F Rise/Fall Time Matching T RFM T Full Speed Data Rate DRATE Source Differential Driver Jitter T To Next Transition ...
Page 24
EMC MII AC Characteristics The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3. TX_CLK TX_D [3:0] TX_EN TX_ERR Transmit Signal Timing Relationships at MII RX_CLK RX_D [3:0] RX_DV RX_ERR Receive Signal Timing Relationships at MII ...
Page 25
Continued MDC MDIO MDC MDIO (To Be Added) SYMBOL T MDIO Output Delay Time MDO MDIO Setup Time T MDSU T MDIO Hold Time MDH W90N740 Reference Manual T MDSU VALID INPUT MDIO Read From PHY Timing T MDO Valid ...
Page 26
PACKAGE DIAMENSION 176-Pin LQFP W90N740 Reference Manual - 26 - ...
Page 27
W90N740 REGISTERS MAPPING TABLE R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written System Manager Control Registers Map REGISTER ADDRESS PDID 0xFFF0.0000 ARBCON 0xFFF0.0004 PLLCON 0xFFF0.0008 CLKSEL 0xFFF0.000C EBI Control ...
Page 28
EMC 0 Control registers Map REGISTER ADDRESS CAM REGISTERS CAMCMR_0 0xFFF0.3000 CAMEN_0 0xFFF0.3004 CAM1M_0 0xFFF0.3008 CAM1L_0 0xFFF0.300C CAM2M_0 0xFFF0.3010 CAM2L_0 0xFFF0.3014 CAM3M_0 0xFFF0.3018 CAM3L_0 0xFFF0.301C CAM4M_0 0xFFF0.3020 CAM4L_0 0xFFF0.3024 CAM5M_0 0xFFF0.3028 CAM5L_0 0xFFF0.302C CAM6M_0 0xFFF0.3030 CAM6L_0 0xFFF0.3034 CAM7M_0 0xFFF0.3038 CAM7L_0 ...
Page 29
EMC 0 Control registers Map, continued REGISTER ADDRESS CAM REGISTERS CAM15M_0 0xFFF0.3078 CAM15L_0 0xFFF0.307C CAM16M_0 0xFFF0.3080 CAM16L_0 0xFFF0.3084 MAC REGISTERS MIEN_0 0xFFF0.3088 MCMDR_0 0xFFF0.308C MIID_0 0xFFF0.3090 MIIDA_0 0xFFF0.3094 MPCNT_0 0xFFF0.3098 DMA REGISTERS TXDLSA_0 0xFFF0.309C RXDLSA_0 0xFFF0.30A0 DMARFC_0 0xFFF0.30A4 TSDR_0 0xFFF0.30A8 ...
Page 30
EMC 0 Status Registers REGISTER ADDRESS MAC REGISTERS MISTA_0 0xFFF0.30B4 R/W MAC Interrupt Status Register MGSTA_0 0xFFF0.30B8 R/W MAC General Status Register MRPC_0 0xFFF0.30BC MRPCC_0 0xFFF0.30C0 MREPC_0 0xFFF0.30C4 DMA REGISTERS DMARFS_0 0xFFF0.30C8 R/W DMA Receive Frame Status Register CTXDSA_0 0xFFF0.30CC ...
Page 31
EMC 1 Control Registers REGISTER ADDRESS CAM REGISTERS CAMCMR_1 0xFFF0.3800 CAMEN_1 0xFFF0.3804 CAM1M_1 0xFFF0.3808 CAM1L_1 0xFFF0.380C CAM2M_1 0xFFF0.3810 CAM2L_1 0xFFF0.3814 CAM3M_1 0xFFF0.3818 CAM3L_1 0xFFF0.381C CAM4M_1 0xFFF0.3820 CAM4L_1 0xFFF0.3824 CAM5M_1 0xFFF0.3828 CAM5L_1 0xFFF0.382C CAM6M_1 0xFFF0.3830 CAM6L_1 0xFFF0.3834 CAM7M_1 0xFFF0.3838 CAM7L_1 0xFFF0.383C ...
Page 32
REGISTER ADDRESS CAM REGISTERS CAM14M_1 0xFFF0.3870 CAM14L_1 0xFFF0.3874 CAM15M_1 0xFFF0.3878 CAM15L_1 0xFFF0.387C CAM16M_1 0xFFF0.3880 CAM16L_1 0xFFF0.3884 MAC REGISTERS MIEN_1 0xFFF0.3888 MCMDR_1 0xFFF0.388C MIID_1 0xFFF0.3890 MIIDA_1 0xFFF0.3894 MPCNT_1 0xFFF0.3898 DMA REGISTERS TXDLSA_1 0xFFF0.389C RXDLSA_1 0xFFF0.38A0 DMARFC_1 0xFFF0.38A4 TSDR_1 0xFFF0.38A8 RSDR_1 0xFFF0.38AC ...
Page 33
EMC 1 Status Registers REGISTER ADDRESS MAC REGISTERS MISTA_1 0xFFF0.38B4 MGSTA_1 0xFFF0.38B8 MRPC_1 0xFFF0.38BC MRPCC_1 0xFFF0.38C0 MREPC_1 0xFFF0.38C4 DMA REGISTERS DMARFS_1 0xFFF0.38C8 CTXDSA_1 0xFFF0.38CC CTXBSA_1 0xFFF0.38D0 CRXDSA_1 0xFFF0.38D4 CRXBSA_1 0xFFF0.38D8 GDMA Registers Map REGISTER ADDRESS GDMA_CTL0 0xFFF0.4000 R/W GDMA_SRCB0 0xFFF0.4004 ...
Page 34
USB Host Controller Registers Map REGISTER ADDRESS OpenHCI Registers HcRevision 0xFFF0.5000 HcControl 0xFFF0.5004 HcCommandStatus 0xFFF0.5008 HcInterruptStatus 0xFFF0.500C HcInterruptEnable 0xFFF0.5010 HcInterruptDisable 0xFFF0.5014 HcHCCA 0xFFF0.5018 HcPeriodCurrentED 0xFFF0.501C HcControlHeadED 0xFFF0.5020 HcControlCurrentED 0xFFF0.5024 HcBulkHeadED 0xFFF0.5028 HCBulkCurrentED 0xFFF0.502C HcDoneHead 0xFFF0.5030 HcFmInterval 0xFFF0.5034 HcFrameRemaining 0xFFF0.5038 HcFmNumber ...
Page 35
NATA Registers Map REGISTER OFFSET NATA Control and Status Registers NATCMD 0xFFF0.6000 NATCCLR0 0xFFF0.6010 NATCCLR1 0xFFF0.6014 NATCCLR2 0xFFF0.6018 NATCCLR3 0xFFF0.601C NATCFG0 0xFFF0.6100 NATCFG1 0xFFF0.6104 . . . . . . NATCFG63 0xFFF0.61FC R/W NAT Entry 63 Configuration Register EXMACM 0xFFF0.6200 ...
Page 36
REGISTER OFFSET Address Lookup and Replacement Registers MASAD0 0xFFF0.6800 MASPN0 0xFFF0.6804 LSAD0 0xFFF0.6808 LSPN0 0xFFF0.680C LSMAC0M 0xFFF0.6810 LSMAC0L 0xFFF0.6814 RSMAC0M 0xFFF0.6818 RSMAC0L 0xFFF0.681C MASAD1 0xFFF0.6820 MASPN1 0xFFF0.6824 LSAD1 0xFFF0.6828 LSPN1 0xFFF0.682C LSMAC1M 0xFFF0.6830 LSMAC1L 0xFFF0.6834 RSMAC1M 0xFFF0.6838 RSMAC1L 0xFFF0.683C … ...
Page 37
UART Control Registers Map REGISTER ADDRESS RBR 0xFFF8.0000 THR 0xFFF8.0000 IER 0xFFF8.0004 DLL 0xFFF8.0000 DLM 0xFFF8.0004 IIR 0xFFF8.0008 FCR 0xFFF8.0008 LCR 0xFFF8.000C MCR 0xFFF8.0010 LSR 0xFFF8.0014 MSR 0xFFF8.0018 TOR 0xFFF8.001C Timer Control Registers Map REGISTER ADDRESS TCR0 0xFFF8.1000 TCR1 0xFFF8.1004 ...
Page 38
AIC Registers Map REGISTER ADDRESS AIC_SCR1 0xFFF8.2004 AIC_SCR2 0xFFF8.2008 AIC_SCR3 0xFFF8.200C AIC_SCR4 0xFFF8.2010 AIC_SCR5 0xFFF8.2014 AIC_SCR6 0xFFF8.2018 AIC_SCR7 0xFFF8.201C AIC_SCR8 0xFFF8.2020 AIC_SCR9 0xFFF8.2024 AIC_SCR10 0xFFF8.2028 AIC_SCR11 0xFFF8.202C AIC_SCR12 0xFFF8.2030 AIC_SCR13 0xFFF8.2034 AIC_SCR14 0xFFF8.2038 AIC_SCR15 0xFFF8.203C 0xFFF8.2040 AIC_SCR16 0xFFF8.2044 AIC_SCR17 0xFFF8.2048 ...
Page 39
... ORDERING INFORMATION PART NUMBER NAME W90N740CD LQFP176 10. REVISION HISTORY VERSION DATE A1 March 18, 2003 A2 May 9, 2003 Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/ Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. ...