F25L004A-100DG ESMT [Elite Semiconductor Memory Technology Inc.], F25L004A-100DG Datasheet - Page 15

no-image

F25L004A-100DG

Manufacturer Part Number
F25L004A-100DG
Description
4Mbit (512Kx8) 3V Only Serial Flash Memory
Manufacturer
ESMT [Elite Semiconductor Memory Technology Inc.]
Datasheet
ESMT
64K-Byte Block-Erase
The 64K Byte Block-Erase instruction clears all bits in the
selected block to FFH. A Block-Erase instruction applied to a
protected memory area will be ignored. Prior to any Write
operation, the Write-Enable (WREN) instruction must be
executed. CE must remain active low for the duration of the any
command sequence. The Block-Erase instruction is initiated by
executing an 8-bit command, D8H, followed by address bits
FIGURE 9 : 64-KBYTE BLOCK-ERASE SEQUENCE
Elite Semiconductor Memory Technology Inc.
[A
are used to determine the block address (BA
address bits can be VIL or VIH. CE must be driven high before
the instruction is executed. The user may poll the Busy bit in the
software status register or wait TBE for the completion of the
internal self-timed Block-Erase cycle. See Figure 9 for the
Block-Erase sequence.
23
-A
0
]. Address bits [A
MS
Publication Date: Apr. 2007
-A
16
] (A
Revision:
MS
= Most Significant address)
F25L004A
1.2
X
), remaining
15/32

Related parts for F25L004A-100DG