AT49F1025 ATMEL Corporation, AT49F1025 Datasheet
AT49F1025
Available stocks
Related parts for AT49F1025
AT49F1025 Summary of contents
Page 1
... When the device is deselected, the CMOS standby current is less than 100 A. The only difference between the AT49F1024 and the AT49F1025 is the pinout. The AT49F1024 is pin compatable with the AT27C1024, and the AT49F1025 is pin com- patable with the AT29C1024. Pin Configurations ...
Page 2
... X DECODER (56K WORDS) OPTIONAL BOOT BLOCK (8K WORDS) WE. The main memory erase starts after the rising edge the sixth cycle. Please see Main Memory Erase cycle waveforms. The Main Memory Erase operation is internally controlled; it will automatically time to completion. WORD PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical “ ...
Page 3
... To acti- vate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. ...
Page 4
... Command Definition (in Hex) Command Bus Sequence Cycles Addr Read 1 Addr Chip Erase 6 5555 Main Memory Erase 6 5555 Word Program 4 5555 (2) Boot Block Lockout 6 5555 Product ID Entry 3 5555 (3) Product ID Exit 3 5555 (3) Product ID Exit 1 xxxx Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don’t Care); I/O7 - I/O0 (Hex). ...
Page 5
DCand AC Operating Range Com. Operating Temperature (Case) Ind. V Power Supply CC Operating Modes Mode Read (2) Program Standby/Write Inhibit Program Inhibit Program Inhibit Output Disable Product Identification Hardware (5) Software Notes can ...
Page 6
... ACC after the falling edge of CE without impact pF). L Output Test Load Typ 4 8 AT49F1024-70 AT49F1024-90 AT49F1025-70 AT49F1025-90 Max Min Max Min ...
Page 7
AC Word Load Characteristics Symbol Parameter Address, OE Set-up Time AS OES t Address Hold Time AH t Chip Select Set-up Time CS t Chip Select Hold Time CH t Write Pulse Width (WE or CE) WP ...
Page 8
... Main Memory or Chip Erase Cycle Waveforms A0-A15 5555 DATA Notes must be high only when WE and CE are both low. 2. For chip erase, the address should be 10H. For a main memory erase the data should be 30H. AT49F1024/1025 WPH 5555 5555 ...
Page 9
Data Polling Characteristics Symbol Parameter t Data Hold Time Hold Time OEH Output Delay OE t Write Recovery Time WR Notes: 1. These parameters are characterized and not 100% tested. 2. See t spec ...
Page 10
Software Product (1) Identification Entry LOAD DATA AA TO ADDRESS 5555 LOAD DATA 55 TO ADDRESS 2AAA LOAD DATA 90 TO ADDRESS 5555 ENTER PRODUCT IDENTIFICATION (2)(3)(5) MODE Software Product (1) Identifcation Exit LOAD DATA ADDRESS ...
Page 11
AT49F1024 Ordering Information I (mA ACC (ns) Active Standby 0 0 0.1 50 0.3 Note: 1. The AT49F1024 has as optional boot block feature. The ...
Page 12
... Note: 1. The AT49F1025 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring the boot block the higher address range should contact Atmel. ...
Page 13
Packaging Information 44J, 44-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-018 AC .045(1.14) X 45° PIN NO. 1 IDENTIFY .656(16.7) .650(16.5) .032(.813) .695(17.7) .026(.660) .685(17.4) .050(1.27) TYP .500(12.7) REF SQ .022(.559) X 45° MAX ...