COP8SA National Semiconductor, COP8SA Datasheet - Page 25

no-image

COP8SA

Manufacturer Part Number
COP8SA
Description
8-Bit CMOS ROM Based and One-Time Programmable OTP Microcontroller with 1k to 4k Memory/ Power On Reset/ and Very Small Packaging
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
COP8SAA516M9CKK
Quantity:
5 400
Part Number:
COP8SAA716M8
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
COP8SAA716M8/NOPB
Manufacturer:
ADI
Quantity:
51
Part Number:
COP8SAA716M9
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
COP8SAA716M9
Quantity:
2 232
Part Number:
COP8SAA716N8
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
COP8SAA716N9
Manufacturer:
ALTERA
0
Part Number:
COP8SAA720M9
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
COP8SAA720N8
Manufacturer:
NS
Quantity:
6 231
Part Number:
COP8SAA720N9
Quantity:
396
Part Number:
COP8SAB720B8
Manufacturer:
NSC
Quantity:
6 263
Part Number:
COP8SAB720M8
Manufacturer:
NSC
Quantity:
2 219
Part Number:
COP8SAB720M9
Manufacturer:
NSC
Quantity:
1 400
Part Number:
COP8SAB720M9
Manufacturer:
NS/国半
Quantity:
20 000
8.0 Power Save Modes
8.2 IDLE MODE
The device is placed in the IDLE mode by writing a “1” to the
IDLE flag (G6 data bit). In this mode, all activities, except the
associated on-board oscillator circuitry and the IDLE Timer
T0, are stopped.
As with the HALT mode, the device can be returned to nor-
mal operation with a reset, or with a Multi-Input Wakeup from
the L Port. Alternately, the microcontroller resumes normal
operation from the IDLE mode when the twelfth bit (repre-
senting 4.096 ms at internal clock frequency of 10 MHz, t
1 µs) of the IDLE Timer toggles.
This toggle condition of the twelfth bit of the IDLE Timer T0 is
latched into the T0PND pending flag.
The user has the option of being interrupted with a transition
on the twelfth bit of the IDLE Timer T0. The interrupt can be
enabled or disabled via the T0EN control bit. Setting the
T0EN flag enables the interrupt and vice versa.
(Continued)
FIGURE 18. Wakeup from HALT
FIGURE 19. Wakeup from IDLE
C
=
25
The user can enter the IDLE mode with the Timer T0 inter-
rupt enabled. In this case, when the T0PND bit gets set, the
device will first execute the Timer T0 interrupt service routine
and then return to the instruction following the “Enter Idle
Mode” instruction.
Alternatively, the user can enter the IDLE mode with the
IDLE Timer T0 interrupt disabled. In this case, the device will
resume normal operation with the instruction immediately
following the “Enter IDLE Mode” instruction.
Note: It is necessary to program two NOP instructions following both the set
HALT mode and set IDLE mode instructions. These NOP instructions
are necessary to allow clock resynchronization following the HALT or
IDLE modes.
DS012838-25
DS012838-26
www.national.com

Related parts for COP8SA