TXC-02050 Transwitch, TXC-02050 Datasheet
TXC-02050
Available stocks
Related parts for TXC-02050
TXC-02050 Summary of contents
Page 1
... Shelton, CT 06484 • USA • Tel: 203-929-8810 MRT Device TXC-02050 DATA SHEET TERMINAL SIDE Clock & data NRZ rail Clock & data Operating rate reference frequency Document Number: TXC-02050-MB Ed. 3, April 1994 • Fax: 203-926-9453 ...
Page 2
... Decoder clk HDB3 Encoder DCK LBKRX BERCK Figure 1. MRT Block Diagram -6 or greater error rate. The line quality indication MRT TERMINAL SIDE RXDIS RXAIS + RP/ clk CLKO CLKO DCK I/O CV Circuits Error Detector + TP/ clk CLKI CV LQLTY TXAIS TXLOC TXC-02050-MB Ed. 3, April 1994 ...
Page 3
... PIN DIAGRAM VCOC PNENB GND RP/RD CLKO CLKO GND PLLC Figure 2. MRT Pin Diagram With Names and Numbers 8 DCK VDD 10 MRT PIN DIAGRAM RN 12 (Top View MRT GND 38 CLKI VDD 36 GND VDD 34 TPO TNO 32 GND GNDA 30 DI2 DI1 TXC-02050-MB Ed. 3, April 1994 ...
Page 4
... HDB3 codec is bypassed and P-Rail (RP) data is provided on this pin. When PNENB is high, NRZ data (RD) is provided. CMOS8mA Clock Out Inverted: Receive inverted clock output. Positive and negative rail receive data is clocked out on the rising edge. Disabled in the NRZ mode MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 5
... The output of this pin should be disregarded in the P and N mode. TTL2mA Receive Loss Of Signal: Active low output. A receive loss of signal occurs when the input data is zero for 20-32 clock cycles. Recovery occurs when the receive signal returns MRT -6 threshold during a 10 (40) TXC-02050-MB Ed. 3, April 1994 ...
Page 6
... CMOSr Low Frequency: When LOW is low, the MRT enables equalization and input attenuator settings for 6312 or 8448 kbit/s operation. This lead also controls the clock recovery high/low frequency range circuit MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 7
... These components are used in the phase-locked loop filter. Analog Phase-Locked Loop Capacitor: 0.1 F 10% ceramic disk capacitor connected to ground. Analog Automatic Gain Filter: For 6/8 MHz mode, 0.01 F 10% ceramic disk capacitor connected to ground. For 34 Mbit/s mode, open MRT 5%, 1/8 watt resis- TXC-02050-MB Ed. 3, April 1994 ...
Page 8
... MRT Max Unit 7 750 150 C o 150 C Unit Test Conditions o C/W Unit Test Conditions V V Isolated from VDD via a IN4148 or 1N914 diode 5.25V 4.75V AGC 5.25V 4.75V AGC TXC-02050-MB Ed. 3, April 1994 ...
Page 9
... Unit V 0 120 A 5.5 pF Typ Max Unit V 0.4 V 2.0 mA -1.0 mA 12.5 18.2 ns 4.4 6 MRT Test Conditions 4.75 <V < 5.25 DD 4.75 <V < Test Conditions 4.75 <V < 5.25 DD 4.75 <V < Test Conditions 4.75 <V < 5.25 DD 4.75 <V < Test Conditions V = 4.75 -1 4.75 2 15pF LOAD C = 15pF LOAD TXC-02050-MB Ed. 3, April 1994 ...
Page 10
... Unit V 0.4 V 8.0 mA -8.0 mA 2.4 3.8 ns 1.8 2 MRT Test Conditions = 4.75 -2 4.75 4 LOAD = 15 pF LOAD Test Conditions V = 4.75 -12 4.75 24 LOAD LOAD Test Conditions V = 4.75 -8 4.75 8 LOAD LOAD TXC-02050-MB Ed. 3, April 1994 ...
Page 11
... Figures 3, 4, and 5. Refer to the corresponding standard cited in each case for further details regarding the interface. Figure 3. Pulse Mask at the 34368 kbit/s Interface V 1.0 0 (14.55 + 2.45) 8.65 ns (14.55 - 5.90) 14.55 ns 12.1 ns (14.55 - 2.45) 24.5 ns (14.55 + 9.95) 29.1 ns (14.55 + 14.55) Reference: CCITT Recommendation G.703 - 11 - MRT - V )/ Nominal pulse TXC-02050-MB Ed. 3, April 1994 ...
Page 12
... C : (2.4, 1. (1.6, 0. (3.2, 0. (1.6, 0. (4.0, 0. ( (59 - 24) Nominal pulse (59 - 10) 100 ns (59 + 41) 118 ns (59 + 59) Horizontal axis 20 ns/div Vertical axis B A (0, (0, (0,0) (4,0) Reference: NTT Technical Reference for High-Speed Digital Leased Circuit Services - 12 - MRT 1 V/div E Time TXC-02050-MB Ed. 3, April 1994 ...
Page 13
... DATA VALID Symbol Min t CYC -- Figure 7. NRZ Receive Output t CYC t PWH t OD(1) t OD(2) Symbol Min t CYC -- OD( OD( MRT DATA VALID Typ Max Unit Note Typ Max Unit Note TXC-02050-MB Ed. 3, April 1994 ...
Page 14
... Symbol Min t CYC -- Figure 9. P and N Rail Receive Timing t CYC t PWH t OD(2) Symbol Min t CYC -- 45 t OD( OD( MRT DATA VALID DATA VALID Typ Max Unit Note Typ Max Unit Note TXC-02050-MB Ed. 3, April 1994 ...
Page 15
... RF quality and that they be connected in close proximity to the device. IN914 or IN4148 10/6. VDD + 10/6. VDD 35 D VDD 37 D VDD 42 D VDD 1 GND D 6 GND 11 GND 16 GND 32 GND All capacitors are 36 GND 0.1 microfarad 39 GND unless otherwise 44 specified GND MRT +5V D TXC-02050-MB Ed. 3, April 1994 ...
Page 16
... Table 1. MRT Input Impedance Minimum Input Impedance Table 2. MRT Input Sensitivity Input Sensitivity (peak volts) Min 0.5 0. TXC-02050 0.1 10/6.3 10/6.3 Figure 11. Line Side Input Circuit - 16 - MRT 1260 ohms 2390 ohms 3670 ohms Max 2.7 (6 & 8 Mbit/s) 1.1 (34 Mbit/s) MRT Device 0.1 TXC-02050-MB Ed. 3, April 1994 ...
Page 17
... Figure 14. Line Side Output Circuit Outline (8448 and 6312 kbit/ 150 34 TXC-02050 MRT 33 Device 150 100 100 For 8448 kbit/s operation: R1 and ACT11034 For 6312 kbit/s operation: R1 and MRT TXC-02050 MRT Device TXC-02050 MRT Device TXC-02050-MB Ed. 3, April 1994 ...
Page 18
... Acceptance Range CCITT Rec. G.823 Limit 100Hz 1kHz 10kHz 100kHz Frequency 5V Measured 10 kHz Acceptance Range CCITT Rec. G.823 Limit 100Hz 1kHz 10kHz 100kHz Frequency 5V MRT LOG SCALE 1MHz 1MHz TXC-02050-MB Ed. 3, April 1994 ...
Page 19
... PRBS interfering tone with the same data sequence as the data input for the following line rates: Data Rate (Mbit/s) 34.368 8.448 6.312 *PRBS = Pseudo-Random Binary Sequence Table 3. Interfering Tone Tolerance Tone Rate (Mbit/s) Maximum Tone Level 34.368 100ppm -18 dB 8.448 100ppm -4 dB 6.312 100ppm - MRT Data Sequence TXC-02050-MB Ed. 3, April 1994 ...
Page 20
... SQ. .500 (nom) SQ. .075 TRANSWITCH TOP VIEW Figure 17. MRT 44-Pin Plastic Leaded Chip Carrier .170 nom. .149 nom MRT .690 (nom) SQ .050 typ 7 .015 typ BOTTOM VIEW TXC-02050-MB Ed. 3, April 1994 ...
Page 21
... ORDERING INFORMATION Part Number: TXC-02050-AIPL RELATED PRODUCTS TXC-03701 E2/E3F Framer VLSI device. The E2/E3 Framer directly interfaces with the MRT and provides multi-mode framing for CCITT G.751/G.753 (34368 kbit/s) or CCITT G.742/ G.745 (8448 kbit/s) signals. TXC-03702 JT2F Framer VLSI device. The JT2F Framer directly interfaces with the MRT and provides framing for CCITT G ...
Page 22
... CCITT: Publication Services of ITU Place des Nations CH 1211 Geneve 20, Switzerland Tel: 41-22-730-5285 Fax: 41-22-730-5991 TTC (Japan): TTC Standard Publishing Group of the Telecommunications Technology Committee 2nd Floor, Hamamatsucho - Suzuki Building, 1 2-11, Hamamatsu-cho, Minato-ku, Tokyo Tel: 81-3-3432-1551 Fax: 81-3-3432-1553 - 22 - MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 23
... Changed Interfering Tone Tolerance text, added the Data Sequence col- umn to Table 3, and removed Table 4. 20 Removed ceramic packaging diagram and added measurements to Figure 17, plastic packaging diagram. 22 Added Standards Documentation Sources. Edition 3, April 1994 Edition 2, February 1992 Summary of the Change - 23 - MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 24
... NOTES - - 24 - MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 25
... Nor does TranSwitch warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TranSwitch cov- ering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. - NOTES - - 25 - MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 26
... Powering Communication Innovation • TranSwitch Corporation 8 Progress Drive TranSwitch VLSI: • • • Shelton, CT 06484 USA • Tel: 203-929-8810 Fax: 203-926-9453 ...
Page 27
... If you are also interested in receiving updated documentation for other TranSwitch device types, please list them below rather than submitting separate registration forms: __________ __________ __________ Please fax this page to Mary Koch at (203) 926-9453 or fold, tape and mail it (see other side) ___________ Country: ______________ __________ __________ __________ - 27 - MRT TXC-02050-MB Ed. 3, April 1994 ...
Page 28
... Powering Communication Innovation Please complete the registration form on this back cover sheet, and fax or mail it, if you wish to receive updated documentation on this TranSwitch product as it becomes avail- able. TranSwitch Corporation • 8 Progress Drive TranSwitch VLSI: (Fold back on this line second, then tape closed, stamp and mail.) ...