# PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets

## Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 70/164
PrevNext
PIC16F684
9.2
A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy, the
charge holding capacitor (C
) must be allowed to
HOLD
fully charge to the input channel voltage level. The ana-
impedance (R
) and the internal sampling switch (R
S
impedance directly affect the time required to charge
the capacitor C
. The sampling switch (R
HOLD
ance varies over the device voltage (V
Figure 9-4. The maximum recommended impedance
for analog sources is 10 k . As the impedance is
decreased, the acquisition time may be decreased.
EQUATION 9-1:
ACQUISITION TIME
T
= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
ACQ
= T
+ T
+ T
AMP
C
COFF
= 2 s + T
+ [(Temperature -25°C)(0.05 s/°C)]
C
T
= C
(R
+ R
+ R
) In(1/2047)
C
HOLD
IC
SS
S
= -120 pF (1 k
k
k ) In(0.0004885)
= 16.47 s
T
= 2 s + 16.47 s + [(50°C-25°C)(0.05 s/°C)]
ACQ
= 19.72 s
Note 1: The reference voltage (V
REF
2: The charge holding capacitor (C
3: The maximum recommended impedance for analog sources is 10 k . This is required to meet the pin
leakage specification.
FIGURE 9-4:
ANx
R
S
C
PIN
VA
5 pF
Legend: C
= Input Capacitance
PIN
V
= Threshold Voltage
T
I
= Leakage Current at the pin due to
LEAKAGE
various junctions
R
= Interconnect Resistance
IC
SS
= Sampling Switch
C
= Sample/Hold Capacitance (from DAC)
HOLD
DS41202C-page 68
this acquisition must be done before the conversion can
be started.
To calculate the minimum acquisition time, Equation 9-1
may be used. This equation assumes that 1/2 LSb error is
used (1024 steps for the A/D). The 1/2 LSb error is the
)
SS
maximum error allowed for the A/D to meet its specified
resolution.
) imped-
SS
), see
To calculate the minimum acquisition time, T
DD
the “PICmicro
®
Manual” (DS33023).
) has no effect on the equation, since it cancels itself out.
) is not discharged after each conversion.
HOLD
V
DD
Sampling
Switch
V
= 0.6V
T
SS R
R
1k
IC
I
LEAKAGE
V
= 0.6V
T
± 500 nA
6V
5V
V
4V
DD
3V
2V
Preliminary
, see
ACQ
Mid-Range MCU Family Reference
SS
C
HOLD
= DAC capacitance
= 120 pF
V
SS
5 6 7 8 9 10 11
Sampling Switch
(k )
 2004 Microchip Technology Inc.