CS4331-BS

Manufacturer Part NumberCS4331-BS
DescriptionSOIC 8 (SE)/NOT RECOMMENDED FOR NEW DESIGNS - USE CS4334-DSZ
ManufacturerCirrus Logic, Inc.
CS4331-BS datasheets
 

Specifications of CS4331-BS

Pack_quantity100Comm_code85423990
Lead_time940  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Page 3/38

Download datasheet (2Mb)Embed
PrevNext
SWITCHING CHARACTERISTICS
1 = VA+, CL = 20 pF) Switching characteristics are guaranteed by characterization.
Parameter
Input Sample Rate
LRCK Duty Cycle (External SCLK only)
MCLK Pulse Width High
MCLK Pulse Width Low
MCLK Pulse Width High
MCLK Pulse Width Low
MCLK Pulse Width High
MCLK Pulse Width Low
External SCLK Mode
SCLK Pulse Width Low
SCLK Pulse Width High
SCLK Period
SCLK rising to LRCK edge delay
SCLK rising to LRCK edge setup time
SDATA valid to SCLK rising setup time
SCLK rising to SDATA hold time
Internal SCLK Mode
SCLK Period
SCLK rising to LRCK edge
SDATA valid to SCLK rising setup time
SCLK rising to SDATA hold time
SCLK rising to SDATA hold time
Notes: 5. In Internal SCLK Mode, the Duty Cycle must be 50% 1/2 MCLK Period.
6. The SCLK / LRCK ratio may be either 32, 48, or 64.
DS136F1
(TA = 25 C; VA+ = 2.7V - 5.5V; Inputs: Logic 0 = 0V, Logic
Symbol
Fs
(Note 5)
MCLK / LRCK = 512
MCLK / LRCK = 512
MCLK / LRCK = 384
MCLK / LRCK = 384
MCLK / LRCK = 256
MCLK / LRCK = 256
t sclkl
t sclkh
t sclkw
t slrd
t slrs
t sdlrs
t sdh
(Note 6) t sclkw
t sclkr
t sdlrs
MCLK / LRCK = 256 or 512
t sdh
MCLK / LRCK = 384
t sdh
CS4330, CS4331, CS4333
Min
Typ
Max
2
-
50
30
50
70
10
-
1000
15
-
1000
21
-
1000
21
-
1000
35
-
1000
39
-
1000
20
-
-
20
-
-
1
-
-
128 Fs
20
-
-
20
-
-
20
-
-
20
-
-
1
-
-
SCLK
t
sclkw
-
-
2
1
-
-
15
Fs
512
1
-
-
15
Fs
512
1
-
-
15
384
Fs
Units
kHz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
ns
ns
ns
3