AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 82

no-image

AM7968

Manufacturer Part Number
AM7968
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM7968-125/DMC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125/LKC
Manufacturer:
MOT
Quantity:
2
Part Number:
AM7968-125/LKC
Manufacturer:
AMD
Quantity:
8
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
247
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
2 199
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125DI
Manufacturer:
AMD
Quantity:
1 275
Part Number:
AM7968-125DMB
Manufacturer:
AMD
Quantity:
2 130
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
518
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
2 186
Part Number:
AM7968-175JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-175JCD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968.69-125JC
Manufacturer:
AMD
Quantity:
20 000
Figure 7-3
V
78
*Transmission line terminations not shown.
CC
SERIN–
CNB
CSTRB CMD DATA DSTRB VLTN
AMD
SERIN+
PRIMARY RX
CLK
Am7969
X1 is connected to a common Crystal Oscillator or a TTL Clock Source. It is not
recommended that X1 be connected to another Receiver’s CLK output.
X2 is grounded.
The DMS pins of all TAXls must be tied in the same state as the DMS pins on the
Transmitters.
The CSTRB/DSTRB pins on each of the Receivers are all active simultaneously. A
timing description for CSTRB and DSTRB is included in Appendix C, TAXI TIP #89-10
TAXI receiver CSTRB and DSTRB pulse width .
The VLTN pin has timing that is identical to the timing of the Data Out and the Com-
mand Out lines. Its connections are specific to each user’s applications.
If CNB is HIGH, the Receiver will catch the next valid byte of data and hold it. It will not
attempt to catch any more data until it sees a Sync command from the Transmitter or
until its CNB goes LOW and then HIGH again.
Receivers in Cascade Mode
The following section describes the functionality of individual pins:
The DSTRB Pin
Any one of the DSTRBs may be used as the user’s DSTRB to his system. When an
entire word has been received (signified internally by a Sync from the Transmitter) the
data in the Receivers are latched out to the output ports and all the DSTRBs are raised
(simultaneously) one cycle later. Likewise, if Commands are sent as part of the cascade
word, the CSTRB/DSTRB connections must be made appropriately.
Timing description for receivers in cascade mode is included in Figure 7-4.
D23-D16
RX1
X2
X1
DMS
IGM
TAXIchip Integrated Circuits Technical Manual
SERIN–
12.5 MHz
Crystal
CNB
CSTRB CMD DATA DSTRB VLTN
OSC
SERIN+
Am7969
D15-D8
RX2
X2
DMS
IGM
X1
SERIN–
CNB
CSTRB CMD DATA DSTRB VLTN
SERIN+
Am7969
D7-D0
RX3
X2
12330E-25
DMS
IGM
X1
N/C

Related parts for AM7968